

# Comparison Study of Common-Mode Noise and Thermal Performance for Lateral Wire-Bonded and Vertically Integrated High Power Diode Modules

Chengcheng Yao<sup>1b</sup>, Student Member, IEEE, Zhongjing Wang<sup>1b</sup>, Wenwei Li, He Li<sup>1b</sup>, Student Member, IEEE, Jinziyang Qian, Chaoran Han, Fang Luo<sup>1b</sup>, Senior Member, IEEE, and Jin Wang, Member, IEEE

**Abstract**—This paper investigates the power module design for better common-mode (CM) noise and thermal performance. A high-frequency full-bridge diode rectifier is selected as a case study. The most influential factors in CM noise generation and mitigation are first identified with a simplified CM equivalent model and a comprehensive parametric study. Studies show proper parasitic value and parasitics symmetry can improve CM noise performance. The analysis of packaging structures indicates the vertical module has better CM noise and thermal performance than the traditional lateral wire-bonded module. To validate this, both modules are designed and prototyped for verification. The thermal simulation shows the vertical module exhibits a 25.5% lower thermal resistance from junction to case and a 51% increase of power density in a force-air-cooled condition. Experiments also reveal 15 dB of CM noise reduction from 150 kHz to 6 MHz and a 32% improvement of power density in a force-air-cooling condition. Finally, a case study demonstrates the vertical power module CM noise performance in a typical unsymmetrical topology. This results in a 30 dB CM noise reduction up to 6 MHz.

**Index Terms**—Common-mode (CM) noise, power module, thermal performance, three-dimensional (3-D) packaging.

## I. INTRODUCTION

POWER modules are core components of high-performance power conversion systems. The most popular packaging structure for power modules is based on the wire-bond technology. In this structure, the semiconductor is attached to the substrate with solder and the top-side electrical connection is realized by wire bonds. Wire-bond technology is mature, flexible, and also cheap. However, its structure limits the further improvement of electrical and thermal performance of power modules. In the wire-bonded structure, the top-side interconnection using wire bonds usually leads to large stray inductances. Majority of the heat generated by the semiconductor device is dissipated through its bottom surface to the substrate. The top surface can only carry a limited amount of heat due to small diameters of

wire bonds. Emerging wide bandgap (WBG) power devices can switch much faster and also have smaller die sizes. Therefore, it requires smaller module parasitic and also better heat dissipation to fully extract the benefits of WBG devices, which make new packaging approaches even more essential.

Recent developments in power module packaging techniques primarily focus on reducing the package parasitic inductances, enhancing module reliability and improving thermal performance and high-temperature operating capability [1]–[3]. Parasitic inductances have a strong impact on switching characteristics of power semiconductor devices. The traditional lateral wire-bonded module structure usually introduces a large stray inductance. Several proposed methods can decrease stray inductance by optimizing high-frequency current commutation loop [4], [5] and improving the symmetry of the layout in power modules [6]. To further reduce the stray inductance and enable double-sided cooling, solder-bump and direct-solder interconnections based flip-chip [7] and planar modules [8]–[12] are introduced, in which top side of the device are connected with solder. Planar modules can achieve very small stray inductances, and also small thermal impedances for heat dissipation. However, the fabrication process is quite involved compared with wire bond-based designs. In [13] and [14], a hybrid module is proposed to offer a less complex fabricating process but still achieves a modest reduction of stray inductances. However, none of above work discusses grounding capacitances in the module, which is a key factor of common-mode (CM) noise performance.

Electromagnetic interference (EMI) performance is also an important aspect of power converters. Typically, CM noise is caused by capacitive current, which is induced by switching nodes potential variation with respect to the ground. The noise current can potentially affect the normal operation of other interconnected devices. Within the converter, EMI problem could have an adverse impact on cost, loss, and reliability of the converter. With more noise generated, components with better noise immunity are needed, which usually come with higher costs. EMI noise oftentimes can induce voltage and current ringing, which also contribute to the loss. For some special case like motor drive systems, the ac-side CM current can lead to motor-side bearing currents, which are detrimental to the lifetime and reliability of a machine [15]. Therefore, there are standards specifying EMI noise emission allowances for different applications. To

Manuscript received July 15, 2017; revised October 24, 2017; accepted January 18, 2018. Date of publication February 2, 2018; date of current version September 28, 2018. Recommended for publication by Associate Editor M. H. Todorovic. (Corresponding author: Chengcheng Yao.)

The authors are with the Center for High Performance Power Electronics, The Ohio State University, Columbus, OH 43210 USA (e-mail: yao.190@osu.edu; wang.7740@osu.edu; li.4798@osu.edu; li.2904@osu.edu; qian.277@osu.edu; han.915@osu.edu; fangluo@uark.edu; wang.1248@osu.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2018.2801336




Fig. 1. (a) Schematic of a full-bridge diode rectifier. (b) CM current generation mechanism.

qualify for EMI standards, EMI filters are typically required to attenuate the noise. However, those filters can take a significant portion of the total system volume [16]. Recently, there is some efforts in reducing the EMI filter sizes and component counts, such as integrated EMI filters [17]–[22], active filters [23], [24], and integrated busbar EMI filters [25], [26]. However, a very few work considers optimizing the power module's parasitics for better EMI performance. It would be very beneficial if the CM noise current can be attenuated inside the power module, which is close to the noise source. A three-dimensional (3-D) module structure that stacks two devices together is proposed by the G2E lab in [26], **Error! Reference source not found.** This vertically integrated module structure offers a significantly reduced grounding capacitance, which is effective in suppressing CM noise.

This paper investigates the power module design for better CM noise and thermal performance. The traditional wire-bonded structure and the vertically integrated structure are compared in a full-bridge diode rectifier case study. The CM noise of the full-bridge rectifier is analyzed first. In Section II, the most important factors affecting the CM noise are identified through a simplified CM noise equivalent model and a comprehensive parametric study. In Section III, a comparison study is performed between the vertical structure and the wire-bonded structures. CM noise and thermal performance are compared in simulations. After that, both modules are fabricated and the CM noise performance is compared in experiments. Finally, a brief discussion is held on the CM noise of a vertical power module with an asymmetrical topology.

## II. CM NOISE COUPLING MECHANISMS OF FULL-BRIDGE DIODE RECTIFIER

A high-frequency full-bridge diode rectifier is used as a case study. It works as the secondary side of an isolated dc/dc converter, shown in Fig. 1. The impact of module parasitics on CM noise is analyzed to provide guidelines for the module design.  $V_{IN}$  represents the secondary side of a high-frequency transformer in a dc/dc converter. Parasitic capacitances to the ground are then considered for node A, B, C, and D.  $Z_{dcp}/Z_{dcn}$  represents the impedance of positive and negative lines between the  $C_{out}$  and the load, which consists of resistance and inductance. AC-side parasitic inductances are considered later in the comprehensive parametric study.




Fig. 2. Operation waveforms of a full-bridge diode rectifier.




Fig. 3. Switching-mode diagrams of a full-bridge diode rectifier in a switching cycle. (a) Mode 1: positive current flow. (b) Mode 2:  $-dv/dt$  mode. (c) Mode 3: negative current flow. (d) Mode 4:  $dv/dt$  mode.

### A. CM Noise Behavior

In the steady state, the rectifier has two switching modes and two transient modes within a switching cycle. The basic CM current generation mechanism can be explained with the circuit in Fig. 1(b). If voltage variation is presented on  $V_{AB}$ , any mismatch current of  $C_{AG}$  and  $C_{BG}$  goes to the ground, which is CM current. A similar principle applies to  $C_{CG}$  and  $C_{DG}$ . The operation waveforms and switching-mode diagrams are shown in Figs. 2 and 3(a) and (d). Due to the large output capacitor ( $C_{out}$ ), node C and D have much less voltage fluctuation, compared with node A and B. Thus, less CM current is generated by the mismatch of  $C_{CG}$  and  $C_{DG}$ . CM currents generated by node A and node B dominate. Thus, it is reasonably accurate to ignore the mismatch effect of  $C_{CG}$  and  $C_{DG}$  in the simplified model. Among the four switching modes, mode 2 and mode 4 generate a significant amount of current going through grounding capacitance  $C_{AG}$  and  $C_{BG}$ . However, these two grounding currents ( $I_{CAG}$  and  $I_{CBG}$ ) can cancel each other if (1) is satisfied.




Fig. 4. Derivation of a simplified CM noise equivalent model. (a) Intermedia model. (b) Final model.

TABLE I  
CIRCUIT PARAMETERS' IMPACT ON THE CM NOISE

Factors	Value	Symmetry
$C_{AG}$ and $C_{BG}$	Smaller the better	Significant
Diode ESL and ac-side stray inductance	Smaller the better	Major impact (high frequency)
$C_{CG}$ and $C_{DG}$	Larger the better	Minor impact
Diode junction capacitance	Minor impact	Major impact (high frequency)
DC-side inductance	Larger the better	Major
Diode reverse recovery	Minor impact	Minor impact
Diode forward voltage	Minor impact	Minor impact

In summary, the full-bridge diode rectifier does not generate noticeable CM current because the ac sides grounding capacitances and voltage slew rates are symmetrical

$$C_{AG} \frac{dV_A}{dt} = -C_{BG} \frac{dV_B}{dt}. \quad (1)$$

### B. Preferred Module Parasitics Configuration Based on CM Noise Model

To quantify the impact of circuit parasitics and symmetry on CM noise, a simplified CM equivalent model is developed, as shown in Fig. 4(b). Node C and D can be seen as short for CM noise due to the large  $C_{out}$ . Node A and B referred to node C/D are modeled and are two voltage sources, as shown in Fig. 4(a). The  $C_{AG}$  and  $C_{BG}$  branches can be combined based on the Thevenin theorem to form the final model. The equivalent CM voltage source,  $V_{cm}$ , is expressed in (2). This model is simple yet effective enough to show main factors in CM noise generation. The CM noise model indicates that for less CM noise at the load side ( $C_{LGP}/C_{LGN}$ ), it prefers a smaller  $C_{AG}$ ,  $C_{BG}$  and larger  $C_{CG}$ ,  $C_{DG}$ . Ideally,  $V_{AD}$  and  $V_{BD}$  are out of phase in a full-bridge rectifier. If  $C_{AG} = C_{BG}$  also holds, then  $V_{cm}$  becomes zero. But if  $V_{AD}$  and  $V_{BD}$  are not exactly out of phase or  $C_{AG} \neq C_{BG}$ , CM noise appears at the load side

$$V_{cm}(t) = \frac{C_{AG} V_{AD}(t) + C_{BG} V_{BD}(t)}{C_{AG} + C_{BG}}. \quad (2)$$

With the developed CM model, a comprehensive study investigates the impact of circuit parameters and parasitics on CM noise generation. The results are summarized in Table I.

$C_{AG}$  and  $C_{BG}$ : These two ac-side grounding capacitances affect both CM noise generation and propagation. The mismatch between the two can generate CM noise, even if  $V_{AD}$  and  $V_{BD}$  are out of phase. The two capacitances also provide series

attenuation for the CM noise. Matching  $C_{AG}$  and  $C_{BG}$  is quite challenging to realize at 100% during the design and fabrication process. However, for the same amount of mismatch ratio  $k$  ( $C_{AG} = k \times C_{BG}$ ), the smaller the capacitances, the weaker the  $V_{cm}$  is. Moreover, smaller ac-side capacitances also provide a larger series CM impedance. As a result, it is better to decrease the ac-side grounding capacitance value and match them as much as possible.

$C_{CG}$  and  $C_{DG}$ : The matching of these two capacitances has a minor impact on the CM voltage generation as the voltage  $V_{CD}$  is relatively stable. Moreover, these two dc-side grounding capacitances can help to filter out some CM noise, so it is preferred to have larger values.

*DC-side inductance,  $L_{dcp}$  and  $L_{dcn}$* : The impedance of  $Z_{dcN}/Z_{dcp}$  in high frequency are mainly decided by these two inductances. Together with the dc-side grounding capacitance,  $C_{CG}$  and  $C_{DG}$ ,  $L_{dcN}/L_{dcp}$  forms a CM CL filter. Without discrete CM choke, these impedances are usually in the order of m $\Omega$  and hundreds of nH. Thus, symmetrical dc-side inductances with larger values are usually preferred to achieve a higher series CM impedance.

*Diode ESL, ac-side stray inductances, diode reverse recovery, and diode forward voltage*: The four parasitics and parameters mainly affect the slew rates of  $V_{AD}$  and  $V_{BD}$ . The inductances are usually too small to bring any significant attenuation of CM noise, so it is better to match the four characteristics in two phase legs.

### III. COMPARISON OF TWO POWER MODULE STRUCTURES

The CM noise analysis above shows, with fixed parasitics tolerances, smaller  $C_{AG}$ ,  $C_{BG}$  and ac-side inductances are preferred. Larger  $C_{CG}$  and  $C_{DG}$  also help to bypass more CM current. Thermal performance is also critical for a high-power-density system. Therefore, the EMI and thermal performance are compared between two module structures: the traditional wire-bonded structure and the vertically integrated structure.

#### A. Lateral Wire-Bonded and Vertically Integrated Structures

Based on the two packaging structures, the schematics of a single diode phase-leg are shown in Fig. 5. Rather than placing two devices laterally, the vertically integrated structure stacks two devices together in a vertical way. Such an arrangement aligns the current flow direction in power modules with the vertical power device modules. The two devices are mounted on two substrates. The ac terminal is sandwiched between the two devices.

Due to the 3-D structure, the vertical power modules' parasitics are more favorable toward smaller CM noises. First, the ac-side CM capacitance,  $C_{AG}$ , is significantly smaller than the wire-bonded module. This is because the node A is far from the ground plane (G) in the vertical structure, and not used for heat dissipation. Furthermore, two dc busbars also work as shielding layers to further reduce  $C_{AG}$ . Second, the dc-side CM capacitances,  $C_{CG}$  and  $C_{DG}$ , are typically larger than the lateral structure as the copper pattern of node C and node D cover the entire substrates. Third, the elimination of wire bonds decreases




Fig. 5. Diode module packaging structures. (a) Lateral wire-bonded structure. (b) Vertically integrated structure.

the interconnection stray inductance. Fourth, by utilizing the vertical dimension, the module is made smaller, thus decreasing most of the parasitics. These combined properties help to achieve a smaller CM noise. In contrast, the traditional wire-bonded structure tends to have larger  $C_{AG}$ , smaller  $C_{CG}$  and  $C_{DG}$ , and larger stray inductance.

In the traditional wire-bonded structure, there is always a tradeoff between grounding capacitance and thermal impedance of high  $dv/dt$  nodes, such as A and B. The thermal impedance of the substrate is made smaller with a thinner insulation layer. However, a thinner insulation layer also leads to larger parasitic grounding capacitance. This conflict is not presented in the vertical structure because the heat is mainly dissipated through the two large substrates, dc+, and dc-. In this case, the substrate insulator can be made very thin, as large  $C_{CG}$  and  $C_{DG}$  are preferred. Furthermore, as each substrate only accommodates one device, the larger area dissipates heat more efficiently. Finally, the vertical module also has a quasi-double-sided cooling capability. The devices are able to dissipate some heat through the ac terminal to the heat sink with one more insulation layer, as shown in Fig. 5. However, this insulation layer is preferred to be thicker to minimize the parasitic grounding capacitance from high  $dv/dt$  nodes.

The main characteristics of the two module structures are summarized in Table II, concluding that the vertically integrated module inherently achieves both better CM and thermal performance, compared with the traditional later wire-bonded structure.

### B. Module Design

To validate the analysis on CM noise and thermal performance, a comparative study is conducted on the lateral

TABLE II  
MAIN CHARACTERISTICS OF THE TWO MODULE STRUCTURES

Power module structures	Lateral wire-bonded structure	Vertically integrated structure
Parasitic inductance	Large	Small
Parasitic grounding capacitance	Large	Small
Cooling capability	Single-sided cooling	Quasi-double-sided cooling




Fig. 6. Three-dimensional model of the wire-bonded module.




Fig. 7. Three-dimensional model of the vertically integrated module.

wire-bonded structure and vertically integrated structure. The topology is a full-bridge diode rectifier, which functions as the poststage circuit of a typical high-frequency isolated dc/dc converter.

In the comparative study, both modules are designed based on the same area of 20 by 20 mm. The 3-D models of this are depicted in Figs. 6 and 7. The same SiC diodes (CPW41200S020B) are used for both modules. Printed circuit boards (PCBs) are used for the substrate for simplification. Having the same amount of copper in both modules is desired. Thus, a 2 oz. PCB is utilized for the lateral module substrate, while two 1 oz. PCBs are applied for the vertical module. The ac lead frames in the vertical modules are implemented by small pieces of PCBs. Both devices are connected to the ac spacers in a phase leg, negating the need for accurate alignment. To obtain a fair comparison, several iterations on module layouts are conducted to achieve an optimal thermal performance for both modules.

TABLE III  
PARASITICS EXTRACTION RESULTS OF THE TWO MODULES

	Lateral module	Vertically integrated module	Reduction ratio
Inductance (per device)	3.181 nH	2.221 nH	3.120 dB
$C_{AG}$	6.836 pF	0.07140 pF	39.622 dB
$C_{BG}$	6.764 pF	0.07102 pF	39.576 dB
$C_{CG}$	15.108 pF	35.946 pF	-7.529 dB
$C_{DG}$	4.721 pF	35.958 pF	-17.635 dB




Fig. 8.  $C_{AG}$  and  $C_{BG}$ 's impact on CM noise at the load side.

The copper layout and bare die locations have been adjusted to ensure the same maximum junction temperature distribution and lower maximum junction temperature.

### C. Parasitic Extraction

Parasitics of the two designed modules are extracted with Q3D. As shown in Table III, in the vertical module,  $C_{AG}$  and  $C_{BG}$  are reduced significantly. Diodes top-side interconnection inductances are also reduced as wire bonds are replaced by copper sheets. Meanwhile,  $C_{CG}$  and  $C_{DG}$  are increased to become more symmetrical. The results prove smaller  $C_{AG}$ ,  $C_{BG}$ , larger  $C_{CG}$ ,  $C_{DG}$ , and smaller ac-side stray inductance are possible in the vertical module, making parasitics symmetry easier to achieve as well.

### D. Verification and Comparison of CM Noise

With the extracted parasitics in Table III and the diode model from CREE, a detailed circuit simulation model is developed in PSPICE to validate the CM noise model and also to compare the load-side CM noise of the two modules. Fig. 8 shows the results of a case study on the impact of  $C_{AG}$  and  $C_{BG}$ , illustrating a 20 dB reduction on the load-side CM noise current is achieved by realizing a 20 dB reduction on  $C_{AG}$  and  $C_{BG}$ . A similar case study is conducted on  $C_{CG}$  and  $C_{DG}$ . Fig. 9 shows when these capacitances become large enough, significant attenuation is also achieved. By increasing the two capacitances from 200 to 2000 pF, the CM current is reduced by 18 dB. Both simulation results agree with the trend indicated in the CM noise model of Fig. 4.




Fig. 9.  $C_{CG}$  and  $C_{DG}$ 's impact on CM noise at the load side.




Fig. 10. Simulated CM noise voltage spectrum using FFT with  $C_{AG} = 1.074 \times C_{BG}$ .

To compare the CM noise performance of the two modules, a 7.4% mismatch between  $C_{AG}$  and  $C_{BG}$  is assumed, namely,  $C_{AG} = 1.074 \times C_{BG}$ . With line impedance stabilization networks (LISNs) added at the load side, the simulated CM noise voltage spectrums of two modules are shown in Fig. 10. The spectrums are obtained through fast Fourier transform (FFT) of the time domain signals. The CM noise envelope of the vertical module is reduced significantly between 150 kHz and 10 MHz. The noise reduction ratio in the high-frequency region is affected by the resonance between the dc-side inductance and grounding capacitances.

### E. Comparison of Thermal Performance

As previously discussed, the vertically integrated module has inherently better performance due to a larger surface area and quasi-double-sided cooling capability. Steady-state FEM simulation is performed to verify the steady-state thermal performance analysis of two modules. In the simulation, each bare die body is assigned with the same heat generation. The substrate surfaces, where cold plates or heat sinks are attached to, are assigned as either a fixed case temperature (the first scenario) or an equivalent heat transfer coefficient (HTC; scenario scenario).

TABLE IV  
COMPARISON ON THERMAL RESISTANCE OF THE TWO MODULES

	Lateral module	Vertically integrated module	Reduction ratio
Junction temperature	86.4 °C	71.1 °C	17.7%
Thermal Resistance	5.1 °C/W	3.8 °C/W	25.5%

The first scenario compares the thermal performance of the modules and in a liquid cooled application, in which a fixed case temperature of 25 °C is set for the heat dissipation surfaces of both modules. Each diode dissipates 3 W. Results in Table IV show the vertical module exhibits 17.7% lower junction temperature and 25.5% lower thermal resistance from junction to case.

The second scenario involves both the module and actual heat sinks. This situation simulates a forced-air-cooled condition. The same series of heat sinks from Wakefield-Vette is used for both modules. One 902-21-1-28-2-B-0 with 28 mm height is selected for the lateral module and two 902-21-1-12-2-B-0 with 12 mm height are chosen for the vertical module, which results in similar volumes of heat sinks. In the thermal simulation, equivalent HTCs are assigned at the bottom surface of the module substrates. The HTCs are calculated based on heat sink thermal resistance and heat sink base area, which are 868.9 W/(m<sup>2</sup>K) for 902-21-1-28-2-B-0 and 587.5 W/(m<sup>2</sup>K) for 902-21-1-12-2-B-0. The power losses of the devices are adjusted to achieve a 135 °C maximum junction temperature. Each power loss corresponds to a power rating. The power loss versus output power curve is extracted from the detailed circuit simulation model. The simulated temperature distributions at steady-state conditions are shown in Fig. 11. The resulted power handling capability, power rating, and power density are shown in Table V. The power density difference of the modules are larger when heat sinks are considered, and the vertical diode module exhibits a 51% improvement in the power density. The improvement is even larger than the previous scenario because the thermal resistance of a typical forced-air-cooling heatsink does not decrease linearly with the increased fin height. In other words, two shorter heatsinks perform better than a taller one.

In summary, the two case studies demonstrate that the vertically integrated module inherently has better thermal performance. Furthermore, two sides cooling capability of the module can take advantage of the heat sink's thermal impedance characteristics to further improve the power density.

#### IV. MODULE FABRICATION AND TEST RESULTS

##### A. Module Fabrication

According to the design in Section III-B, the two fabricated modules are shown in Fig. 12. The fabrication process of the lateral wire-bonded module is following the traditional practicing. For substrates, 2 oz. PCBs are used. The copper pattern was realized by a Computer Numerical Control router. The




Fig. 11. Simulated module temperature distribution with heat sinks. (a) Lateral wire-bonded diode power module. (b) Vertically integrated diode power module (the top-side substrate is hidden).

TABLE V  
THERMAL PERFORMANCE COMPARISON WITH HEAT SINKS

	Lateral module	Vertically integrated module
Heat sink size (mm <sup>3</sup> )	20 × 20 × 28	20 × 20 × 12 × 2 (two heatsinks)
Total power loss (W)	11.80	16.08
Module Power Rating (W)	897	1223
Power Density (W/inch <sup>3</sup> )	1225	1855

four diodes in bare die form are then attached to the PCB with Sn96.5Ag3.0Cu0.5 solder preforms. Two 10 mils wire bonds are used to connect the diode top surface to the substrate. The power terminals are mounted with Sn63Pb37 solder preforms. Finally, the module is encapsulated with Nusil 2188.




Fig. 12. Prototypes of the lateral and vertical modules.




Fig. 13. Simplified prototype design of the vertically integrated module.

Fabrication of the vertically integrated module starts with the patterning of 1 oz. PCB substrates and ac terminal spacers. The ac terminal spacer is soldered to the substrate with Sn96.5Ag3.0Cu0.5 solder preforms, and a small copper spacer is attached to each anode pad on the diode with silver epoxy H20E to increase the distance from the guarding rings, as shown in Fig. 13. Nusil 2188 is then applied to protect the guarding rings and the edge of the chip. After the die preparation, four bare dies are attached to the substrates with silver epoxy. Copper foil is used to connect the switching nodes to the ac terminal spacer. After that, Nusil 2188 is used to encapsulate the module, and the two substrates are clamped together.

*B. Thermal Performance Comparison in Forced-Air-Cooling Conditions*

Experiments have been conducted to compare the thermal performance of two modules in forced-air-cooling condition. A dc voltage source is used to bias four diodes from node D to node C. The power supplied to the module is adjusted such that the measured point #1 and point #2 temperatures are close to the FEA simulated temperature. With forced air cooling of around 400 LFM flow rate, the temperature profiles measured by a thermal camera are shown in Fig. 14. Due to limited equipment, it is difficult to achieve the desired flow rate, which is higher than 400 LFM in the experiment. The measured heat sink temperatures are around 7 °C lower, as listed in Table VI. Overall, the measured thermal performance of both modules is worse than the ideal thermal simulations, which exhibit around 23%–27% less loss handling capability. The worse performance is mainly due to fabrication quality issues, which can lead to larger contact and thermal resistance of the bare die attachment and top-side interconnections. However, vertical module’s 32.2% more




Fig. 14. Thermal image of two modules. (a) Vertically integrated module. (b) Lateral wire-bonded module.

TABLE VI  
THERMAL PERFORMANCE COMPARISON OF SIMULATION AND EXPERIMENT

	Lateral module	Vertically integrated module	Improvement Vert. versus Lat.
Simulated power loss (W)	11.80	16.08	36.3%
Measured power loss (W)	9 (76% of 11.8)	11.7 (73% of 16.08)	32.2%
Simulated substrate temperature (°C)	65.1	62.5	N/A
Measured heatsink temperature (°C)	Around 56	Around 56	N/A




Fig. 15. Test schematic of the diode module CM noise with a front stage full-bridge inverter and a transformer.

power loss handling capability could still prove a better thermal performance, which means 47% improvement of power density.

*C. CM Noise Test Setup of the Diode Rectifier*

Experiments have been conducted to validate the CM noise model and compare the performance of the two modules. A schematic of the CM noise test setup is shown in Fig. 15.




Fig. 16. Load-side CM noise spectrum (peak detection) of the vertically integrated module when 5 pF is added at either node A or B.

The primary-side H-bridge inverter generates high-frequency floating square voltage waveform for the secondary-side diode bridge. The EMI noises at the output side are measured by two LISNs, inserted between the module output and the load. Two LISNs outputs are fed to a CM noise separator to pass the CM noise while rejecting the DM noise. The output CM voltage is sent to a spectrum analyzer. The high-frequency diode rectifier is fed by a full-bridge inverter and a 1:4 step-up transformer. The test configuration is specially designed to minimize the influence of CM noises generated by the primary-side circuit.

- 1) A step-up transformer allows a lower dc voltage at the primary-side circuit.
- 2) The transformer is also carefully designed to achieve a 10 pF ( $C_{T1} + C_{T2}$ ) winding-to-winding coupling capacitance.
- 3) Grounds of two sides (G0 and G) are isolated from each other.
- 4) A line filter is added between the input dc power supply and the full-bridge inverter.

As a result, most of the CM currents generated by the input power supply and the inverter do not travel to the secondary-side circuit. A 1.74 pF grounding capacitor added to node B compensates the setup grounding capacitance mismatch. However, due to the accuracy of capacitance, there is still some grounding capacitance mismatch in the test setup preventing perfect compensation.

#### D. Verification of Diode Bridge CM Noise Generation Mechanism

As discussed in Section II, the majority of the load-side CM noise is generated by the mismatched ac-side grounding capacitances,  $|C_{AG} - C_{BG}|$ . This noise generation mechanism is verified by intentionally introducing mismatch between  $C_{AG}$  and  $C_{BG}$ . A 5 pF capacitor is added between node A to the ground and then node B to ground, respectively. The measured CM voltage spectrums with peak detection are shown in Fig. 16. Note that original vertical module has small CM noise, however, adding the 5 pF grounding capacitance to either node A or B




Fig. 17. Comparison of CM noise voltage spectrum (peak detection) between the lateral and vertical module with grounding capacitance mismatch.

yields similar CM noise spectrums. The peak noise amplitudes increase by about 30 dB for most frequencies.

#### E. CM Noise Comparison of Two Modules

To allow more flexibility in the validation process, the ac-side grounding capacitances in the lateral module are carefully designed the same, such as  $C_{AG} = C_{BG}$ . In the prototype, they are measured as  $C_{AG} = 8.773$  pF and  $C_{BG} = 8.755$  pF, with 0.21% mismatch. To match the previous EMI simulation, a 0.648 pF grounding capacitor (7.4% mismatch) is added at node A of the lateral module. However, in the vertical module, a 7.4% mismatch of grounding capacitance (5 fF) is very difficult to realize due to the accuracy issue. However, the residual mismatch grounding capacitance of the test setup (around 100 fF) is already much larger than 5 fF. Thus, no mismatch capacitance is added to the vertical module during the test. As shown in Fig. 17, the vertical module's CM noises (peak detection) have an around 15 dB noise reduction from 150 kHz to 6 MHz.

The measured CM peak noise difference between the lateral and vertical is smaller than the simulated results in Fig. 10. The possible reasons are as follows:

- 1) influence of the residual grounding capacitance mismatch in the test setup;
- 2) influence of the dc input power supply and the CM noise of the inverter;
- 3) the inherent topological symmetry of the diode rectifier, which alone generates very small CM noise.

In other words, the vertical power module only generates a very small amount of CM noise and is easily masked by CM noise occurring during the test setup.

## V. DISCUSSION

Being a symmetrical topology, a full-bridge diode rectifier may not fully demonstrate the benefit of reduced grounding




Fig. 18. Vertically integrated phase-leg module for boost converters. (a) Schematic. (b) 3D model.




Fig. 19. Comparison of input CM noise voltage spectrum between the lateral and vertical module in a boost converter.

capacitance brought by the vertically integrated structure. This section aims to demonstrate a more significant advantage in CM noise reduction in an unsymmetrical topology. A boost converter is selected for the case study. The schematic and 3-D model of the vertically integrated boost module is shown in Fig. 18, in which the MOSFET is flip-chip packaged. In the vertically integrated module, the switching node grounding capacitance  $C_{AG}$  can be made very small compared with the lateral structure. Detailed circuit simulations are conducted at the condition of  $V_{in} = 150\text{ V}$ ,  $V_{out} = 380\text{ V}$ ,  $f_{sw} = 1\text{ MHz}$ , and  $P_{out} = 660\text{ W}$ . The same parasitic grounding capacitances from Section III are used,  $6.8\text{ pF}$  for the lateral module and  $0.071\text{ pF}$  for the vertical module. The simulated CM noise spectrum, with LISN added at the input side, is shown in Fig. 19. This reveals about 30 dB CM noise reduction is achieved, starting from 1 MHz (switching frequency) to 6 MHz. Compared with full-bridge diode modules, the noise reduction is larger. More importantly, the reduction is not easily affected by other CM noises due to its higher noise floor. Therefore, the CM reduction would be more helpful in shrinking the CM EMI filter size.

## VI. CONCLUSION

This paper investigates the module design for better CM noise and thermal performance. A high-frequency full-bridge diode

rectifier is used as a case study. Impacts of module parasitics and device parameters are analyzed with a CM equivalent model and a comprehensive parametric study. Studies show that both the value and symmetry of the module parasitics are critical for the CM noise performance. In particular, to suppress CM noise, it is preferred to have

- 1) smaller and balanced ac-side CM parasitic capacitances;
- 2) smaller and balanced ac-side diodes interconnection inductance;
- 3) larger and balanced dc-side CM parasitic capacitances.

The lateral wire-bonded structure and the vertically integrated structure are compared against the CM noise requirements. The vertical module does not only meet the CM noise requirements but also exhibits a better thermal performance. For verification, a comparative study is conducted between the two modules. Detailed switching circuit simulation results show the vertical module achieves significant CM noise reduction for most of the low-frequency range. The thermal simulation also shows the vertical module exhibits a 25.5% lower thermal resistance from junction to case and a 51% increase of power density in a force-air-cooled condition. To verify the simulation, the two modules are fabricated. Experimental results indicate a 15 dB of CM noise reduction is realized from 150 kHz to 6 MHz. And a 32% improvement of power density is achieved in a force-air-cooling condition. Finally, a case study is conducted to demonstrate vertical power module's CM noise permanence in unsymmetrical topologies, in which a 30 dB CM noise reduction is achieved up to 6 MHz.

## ACKNOWLEDGMENT

The authors would like to thank Dr. H. Yang, Dr. Y. Shao, and Dr. M. Wang at Center for High-Performance Power Electronics for their advice and help on the module fabrication. The authors would also like to thank Dr. X. Hao and Dr. X. Yang from Xi'an Jiaotong University for their advice on the module fabrication.

## REFERENCES

- [1] Z. Xu, D. Jiang, M. Li, P. Ning, F. Wang, and Z. Liang, "Development of Si IGBT phase-leg modules for operation at 200 °C in hybrid electric vehicle applications," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5557–5567, Dec. 2013.
- [2] F. Xu *et al.*, "Development of a SiC JFET-based sixpack power module for a fully integrated inverter," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1464–1478, Mar. 2013.
- [3] J. Wang, C. Yao, H. Li, E. Bauer, K. A. Potty, and B. He, "How to change the landscape of power electronics with wide bandgap power devices," in *Proc. IEEE Int. Future Energy Electron. Conf.*, 2017, pp. 151–156.
- [4] S. Li, L. M. Tolbert, F. Wang, and F. Peng, "P-cell and N-cell based IGBT module: Layout design, parasitic extraction, and experimental verification," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2011, pp. 372–378.
- [5] K. Takao and S. Kyogoku, "Ultra low inductance power module for fast switching SiC power devices," in *Proc. IEEE 27th Int. Symp. Power Semicond. Devices IC's*, Hong Kong, 2015, pp. 313–316.
- [6] M. Wang, F. Luo, and L. Xu, "A double-end sourced multi-chip improved wire-bonded SiC MOSFET power module design," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, 2016, pp. 709–714.
- [7] A. Bindra, "BGA MOSFETs keep their cool at high power levels," *Electron. Des.*, vol. 47, p. 43, Sep. 1999.
- [8] J. N. Calata, J. G. Bai, X. Liu, S. Wen, and G.-Q. Lu, "Three-dimensional packaging for power semiconductor devices and modules," *IEEE Trans. Adv. Packag.*, vol. 28, no. 3, pp. 404–412, Aug. 2005.

- [9] C. Gillot, C. Schaeffer, C. Massit, and L. Meysenc, "Double-sided cooling for high power IGBT modules using flip chip technology," *IEEE Trans. Compon. Packag. Technol.*, vol. 24, no. 4, pp. 698–704, Dec. 2001.
- [10] H. Zhang, S. S. Ang, A. Mantooth, and J. C. Bald, "A high temperature, double-sided cooling SiC power electronics module," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 2877–2883.
- [11] Z. Liang, P. Ning, F. Wang, and L. Marilino, "Planar bond all: A new packaging technology for advanced automotive power modules," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 438–443.
- [12] X. Cao, G. Lu, and K. D. T. Ngo, "Planar power module with low thermal impedance and low thermomechanical stress," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 2, no. 8, pp. 1247–1259, Aug. 2012.
- [13] Z. Chen, Y. Yao, D. Boroyevich, K. Ngo, and W. Zhang, "An ultra-fast SiC phase-leg module in modified hybrid packaging structure," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2014, pp. 2880–2886.
- [14] R. Wang, Z. Chen, D. Boroyevich, L. Jiang, Y. Yao, and K. Rajashekara, "A novel hybrid packaging structure for high-temperature SiC power modules," *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1609–1618, Jul./Aug. 2013.
- [15] C. T. Morris, D. Han, and B. Sarlioglu, "Comparison and evaluation of common mode EMI filter topologies for GaN-based motor drive systems," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, 2016, pp. 2950–2956.
- [16] F. C. Lee, Q. Li, Z. Liu, Y. Yang, C. Fei, and M. Mu, "Application of GaN devices for 1 kW server power supply with integrated magnetics," *CPSS Trans. Power Electron. Appl.*, vol. 1, no. 1, pp. 3–12, Dec. 2016.
- [17] F. Luo, D. Boroyevich, P. Mattevelli, K. Ngo, D. Gilham, and N. Gazel, "An integrated common mode and differential mode choke for EMI suppression using magnetic epoxy mixture," in *Proc. 26th Annu. IEEE Appl. Power Electron. Conf. Expo.*, Fort Worth, TX, USA, 2011, pp. 1715–1720.
- [18] F. Chen, R. Burgos, D. Boroyevich, and X. Zhang, "Low-frequency common-mode voltage control for systems interconnected with power converters," *IEEE Trans. Ind. Electron.*, vol. 64, no. 1, pp. 873–882, Jan. 2017.
- [19] F. Chen, R. Burgos, D. Boroyevich, and X. Zhang, "Active control of low frequency common mode voltage to connect AC utility and 380 V DC grid," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2016, pp. 177–184.
- [20] R. Chen, J. D. van Wyk, S. Wang, and W. G. Odendaal, "Planar electromagnetic integration technologies for integrated EMI filters," in *Proc. 38th IAS Annu. Meeting Conf. Rec. Ind. Appl. Conf.*, 2003, vol. 3, pp. 1582–1588.
- [21] J. Biela, A. Wirthmueller, R. Waespe, M. L. Heldwein, K. Raggl, and J. W. Kolar, "Passive and active hybrid integrated EMI filters," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1340–1349, May 2009.
- [22] R. Chen, J. D. van Wyk, S. Wang, and W. G. Odendaal, "Improving the characteristics of integrated EMI filters by embedded conductive layers," *IEEE Trans. Power Electron.*, vol. 20, no. 3, pp. 611–619, May 2005.
- [23] J. D. van Wyk, F. C. Lee, Z. Liang, R. Chen, S. Wang, and B. Lu, "Integrating active, passive and EMI-filter functions in power electronics systems: A case study of some technologies," *IEEE Trans. Power Electron.*, vol. 20, no. 3, pp. 523–536, May 2005.
- [24] S. Wang, Y. Maillet, F. Wang, D. Boroyevich, and R. Burgos, "Investigation of hybrid EMI filters for common-mode EMI suppression in a motor drive system," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 1034–1045, Apr. 2010.
- [25] F. Luo *et al.*, "Design of a hybrid busbar filter combining a transmission-line busbar filter and a one-turn inductor for DC-fed three-phase motor drive systems," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5588–5602, Dec. 2013.
- [26] E. Vagnon, P.-O. Jeannin, J.-C. Crebier, and Y. Avenas, "A bus-bar-like power module based on three-dimensional power-chip-on-chip hybrid integration," *IEEE Trans. Ind. Appl.*, vol. 46, no. 5, pp. 2046–2055, Sep./Oct. 2010.
- [27] J. L. Marchesini, P. O. Jeannin, Y. Avenas, J. Delaine, C. Buttay, and R. Riva, "Implementation and switching behavior of a PCB-DBC IGBT module based on the power chip-on-chip 3-D concept," *IEEE Trans. Ind. Appl.*, vol. 53, no. 1, pp. 362–370, Jan./Feb. 2017.
- [28] C. Yao *et al.*, "Common-mode noise comparison study for lateral wire-bonded and vertically integrated power modules," in *Proc. IEEE Energy Convers. Congr. Exposition*, Montreal, QC, Canada, 2015, pp. 3092–3098.




**Chengcheng Yao** (S'11) received the B.S. degree in automation from Changsha University of Science and Technology, Changsha, China, in 2011. He is currently working toward the Ph.D. degree at the Center for High Performance Power Electronics, The Ohio State University, Columbus, OH, USA.

His main research interests include semiconductor based galvanic isolation, MHz power factor correction, characterization and modeling of semiconductor devices, electromagnetic interference, and power module packaging.



**Zhongjing Wang** received the B.E. degree in automation from Central South University, Changsha, China, in 2015, and the M.S. degree in electrical and computer engineering from The Ohio State University, Columbus, OH, USA, in 2017. She is currently working toward the Ph.D. degree at the University of Arkansas, Fayetteville, AR, USA.

She joined the Center for High Performance Power Electronics, The Ohio State University, in 2015. Her main research interests include the design and control of multilevel converters, microgrid system control, and power module packaging.



**Wenwei Li** received the B.E. degree in electrical engineering and automation from Hunan University, Changsha, China, in 2014, and the M.S. degree from The Ohio State University, Columbus, OH, USA, in 2016.

He joined the Center for High Performance Power Electronics, The Ohio State University, as a Research Assistant, in 2014.




**He Li** (S'13) received the B.S. degree in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2012. He is currently working toward the Ph.D. degree at the Center for High Performance Power Electronics, The Ohio State University, Columbus, OH, USA.

His main research interests include smart grid, wide bandgap power semiconductor device, and high-frequency high power density power conversion.



**Jinziyang Qian** received the B.E. degree in electrical engineering and automation from Tongji University, Shanghai, China, in 2014, and the M.S. degree in electrical and computer engineering from The Ohio State University, Columbus, OH, USA, in 2016.

She joined the Center for High Performance Power Electronics, Columbus.



**Chaoran Han** received the B.E. degree in electrical engineering from Xiamen University, Xiamen, China, in 2014, and the Master's degree in electrical and computer engineering from The Ohio State University, Columbus, OH, USA, in 2016.

She joined the Center for High Performance Power Electronics, The Ohio State University, in 2014. From July 2016 till now, she works with Karma Automotive as a Power Electronics Engineer and contributed to the inverter development of Revero and next generation hybrid electrical vehicle.



**Fang Luo** (SM'03–M'10–SM'13) received the Bachelor's and the Ph.D. degree from Huazhong University of Science and Technology, Wuhan, China, in 2003 and 2010, respectively, both in electrical engineering.

He is an Assistant Professor with the University of Arkansas, Fayetteville, AR, USA. From 2007 to 2010, he was a joint Ph.D. student with the Center for Power Electronics Systems (CPES), Virginia Tech, supported by the Chinese Scholarship Council and CPES. From 2010 to 2014, he worked with

CPES, Virginia Tech, first as a Postdoc Researcher, then as a Research Scientist. From 2014 to 2017, he worked with The Ohio State University as a Research Assistant Professor. In July 2017, he joined the University of Arkansas, as a Tenure-Track Assistant Professor. His research interests include turboelectric propulsion converters, high power density converter design, high-density EMI filter design, and power module packaging/integration for wide band-gap devices.



**Jin Wang** (S'02–M'05) received the B.S. degree from Xi'an Jiaotong University, Xi'an, China, in 1998, and the M.S. degree from Wuhan University, Wuhan, China, in 2001, and the Ph.D. degree from Michigan State University, East Lansing, MI, USA, in 2005, all in electrical engineering.

From September 2005 to August 2007, he worked with the Ford Motor Company as a Core Power Electronics Engineer and contributed to the traction drive design of the Ford Fusion Hybrid. He joined the Department of Electrical and Computer Engineering,

The Ohio State University, as an Assistant Professor in September 2007 and was promoted to an Associate Professor in September 2013. He has authored and coauthored more than 100 peer-reviewed journal and conference publications and three patents. His research interests include wide bandgap power devices and their applications, high-voltage and high-power converter/inverters, integration of renewable energy sources, and electrification of transportation.

Dr. Wang was the recipient of multiple teaching and research awards including the IEEE Power Electronics Society Richard M. Bass Young Engineer Award and the National Science Foundation's CAREER Award, both in 2011, the Ralph L. Boyer Award for Excellence in Undergraduate Teaching Innovation from the College of Engineering at The Ohio State University, in 2012, and the Lumley Research Award of the College of Engineering at The Ohio State University in 2013. He had been an Associate Editor for IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS from 2008 to 2014. He initiated and served as the General Chair for the 1st IEEE Workshop on Wide Bandgap Power Devices and Applications in 2013. Currently, he serves as an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS and the Editor-in-Chief for the Special Issue on Wide Bandgap Power Electronics in IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS.