

Fully Soft-Switched Dual-Active-Bridge Series-Resonant Converter With Switched-Impedance-Based Power Control

Muhammad Yaqoob ¹, Student Member, IEEE, Ka-Hong Loo ², Member, IEEE, and Yuk Ming Lai, Senior Member, IEEE

Abstract—Both conduction loss and switching loss can contribute significantly to the overall power loss of an isolated bidirectional dual-active-bridge series-resonant dc–dc converter (DABSRC) operating at high frequency. To achieve soft switching and minimum-tank-current operation under wide-range variations in output voltage and current, a switched-impedance-based DABSRC is proposed. Minimum-tank-current operation aims to reduce conduction loss arising from circulating current at the low voltage, high-current side of DABSRC. Full-range soft switching is achieved in all switches, thus, switching loss is significantly reduced. With this new topology, power control is achieved by controlling a switch-controlled capacitor in the series resonant tank while ensuring minimum-tank-current operation and soft switching in all switches. The proposed topology and modulation scheme are validated by means of a 1-kW experimental prototype of DABSRC operating at 100 kHz designed to interface a 250-V dc bus to a supercapacitor with a rated output voltage of 48 V. The effectiveness of the proposed topology for charging/discharging a supercapacitor at a maximum rated power of 1 kW is verified by simulations and experimental results with a maximum efficiency of 97.5%.

Index Terms—Dual-active-bridge (DAB) converter, minimum-tank-current operation, soft switching, supercapacitor, switch-controlled capacitor (SSC).

I. INTRODUCTION

WITH an increased penetration of renewable energy generation into power grid, rise in conventional fuel prices and new legislations requiring low carbon emissions, the automotive companies were led to focus on power-efficient fuel cell vehicles (FCVs), electric vehicles (EVs), and hybrid EVs [1]. Efficiency enhancement is one of the main challenges toward the development of these vehicles. A typical power system architecture of FCVs or EVs is shown in Fig. 1. In the first half of the past century, 6-V dc bus which later increased to 12 V served the purpose of powering all the electric load demands in automobile systems. But nowadays, with a shift toward the production of




Fig. 1. Typical power system architecture of EVs.

more EVs, this bus voltage level is forecasted to stand between 240 to 450 V [2], [3]. With this rise in voltage level, it becomes essential to use high-power dc–ac inverters for supplying power to traction motors and bidirectional dc–dc converters to charge/discharge auxiliary energy storages attached to the main dc bus [4]. These auxiliary energy storages, which include low-voltage supercapacitors, help to improve the dynamic response and performance of vehicles by providing startup power and absorbing regenerative brake energy [5]. Bidirectional dc–dc power converters can be used to integrate these auxiliary storage devices to the main dc bus, and in this context dual-active-bridge (DAB) converter has shown many advantages over its counterpart topologies in terms of device stress, ease of control, galvanic isolation, and power density [6].

Recently, due to the advancements in power electronic devices, DAB converter is gaining more attention for its use in bidirectional power flow in medium-voltage power architectures [7]–[10]. A conventional *LC*-type DAB series-resonant converter (DABSRC) is designed and analyzed in [11]. However, under wide-range variations in output voltage and current, this topology undergoes switching and conduction losses in certain operating regions that deteriorate converter's performance in terms of efficiency and semiconductor device's stress. Circulating current and hard switching in conventional DAB converter are mainly due to the out-of-phase relationship between the tank current and bridge voltages [12], [13]. These two phenomena can cause excessive conduction loss and switching loss in high-frequency operation. Several modulation schemes

Manuscript received August 13, 2017; revised October 31, 2017 and December 13, 2017; accepted January 16, 2018. Date of publication January 23, 2018; date of current version August 7, 2018. This work was supported by The Hong Kong Polytechnic University Central Research Grant G-YBXL. Recommended for publication by Associate Editor Y. Xing. (Corresponding author: Muhammad Yaqoob.)

The authors are with the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Hong Kong (e-mail: muhammad.yaqoob@connect.polyu.hk; kh.loo@polyu.edu.hk; enymilai@polyu.edu.hk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2018.2796137




Fig. 2. Proposed DABSRC topology incorporating SCC.

and topologies of DAB converter have been proposed to reduce conduction loss (due to circulating current) and switching loss (due to hard switching) but they cover only certain operating regions. Single-phase-shift (SPS) modulation uses one degree of freedom to modulate power but it fails to provide wide-range soft switching particularly under light-load condition and nonunity voltage gain [11]. To reduce circulating current and achieve soft switching, extended-phase-shift (EPS) [14], [15], dual-phase-shift (DPS) [16]–[20], and triple-phase-shift [21]–[23] modulation methods were proposed, which adds one or two extra degrees of freedom in power modulation by introducing internal phase shift within the primary and secondary bridges in addition to the traditional external phase shift between the primary and secondary bridges. However, in these complex modulation schemes, soft switching can be achieved for certain operating regions only. Modulation schemes based on fundamental component analysis (FCA) were proposed in [24], [25] to reduce circulating current as well as computational complexities involving online and offline calculations. These modulation schemes also fail to achieve soft switching in all switches under wide-range variations in output current and voltage. Several topologies with tuned LCL , CLC , $CLLC$ were proposed in [26]–[29]. EPS and DPS are used to control power for DAB topologies based on LCL and CLC , but under wide-range variation in power, these topologies also encounter hard switching. $CLLC$ -based topology utilizes a complex modulation scheme to achieve soft switching at the primary bridge only, while the output rectifier operates with soft commutation. The application of switched-impedance-based resonant topologies were investigated in [30]–[32], but only unidirectional power transfer is achieved by these topologies.

In this paper, a switched-impedance-based DABSRC incorporating switch-controlled capacitor (SCC) is proposed to achieve both soft switching and minimum circulating current over wide-range variations in output voltage and current. The proposed topology and modulation scheme enables the realization of zero-voltage switching (ZVS) at the primary high voltage and secondary low voltage bridges. In both buck and boost operations, minimum-tank-current operation ensures an in-phase relationship between tank current and bridge voltage on either side of the high-frequency transformer of

DABSRC to avoid excessive ringing and current stress due to circulating current [13], [33]. In Section II, the conditions required for achieving soft switching, minimum-tank-current operation, and the required dead-time intervals are identified for DABSRC, and to meet these conditions a modified DABSRC based on switched impedance is proposed and its operating principles are explained. The design of experimental prototype, simulation, and experimental results for charging/discharging a supercapacitor module are presented in Section III. Finally, concluding remarks are given in Section IV.

II. PROPOSED TOPOLOGY BASED ON SWITCHED IMPEDANCE

Fig. 2 shows the schematic diagram of the proposed DABSRC based on switched impedance with input dc-bus voltage V_i , input filter capacitor C_p , primary-side switches S_1 – S_4 , secondary-side switches Q_1 – Q_4 , output filter capacitor C_s , and output voltage V_o . It can be seen that the switches S_1 – S_4 form the primary-side full bridge are modulated to generate $v_p(t)$ (with a dc value of $V_p = V_i$). The secondary-side full bridge of the converter consists of Q_1 – Q_4 , which are modulated to generate a phase-shifted voltage $v_s(t)$ (with a dc value of $V_s = V_o$) or primary-reflected $v'_s(t)$, where the phase shift θ between $v_p(t)$ and $v'_s(t)$ determines the direction and magnitude of power flow. Since power is mainly transferred by the fundamental components of the resonant tank current and bridge voltages, FCA is adopted, which leads to simplified analytical expressions of the key equations [24], [34], [35]. Under the assumption of FCA, the equivalent circuit of DABSRC converter and the phasor diagrams showing the soft switching and hard switching conditions of the primary-side and secondary-side switches are shown in Fig. 3.

In the following analysis, normalized variables (i.e., per-unit values) are used so that generalized results are obtained and applicable to all power levels. To perform FCA in normalized form, the following base values are selected: $V_B = V_p$, $Z_B = \frac{n^2 V_o^2}{P_{o,max}}$, and $I_B = V_B/Z_B$. The normalized bridge voltages and primary-reflected resonant tank current are given as

$$v_{p,p.u}(t) = \frac{4}{\pi} \sin \omega t \quad (1)$$




Fig. 3. (a) Equivalent circuit of DABSRC. (b) Phasor representation depicting hard switching of secondary-side switches. (c) Phasor representation depicting hard switching of primary-side switches. (d) Phasor representation depicting ZVS operation of all switches of DABSRC.

$$v'_{s,p.u}(t) = \frac{4M}{\pi} \sin(\omega t - \theta) \quad (2)$$

$$i_{x,p.u}(t) = \frac{4}{\pi X_{eq,p.u}} (-\cos \omega t + M \cos(\omega t - \theta)) \quad (3)$$

where $M = \frac{nV_s}{V_p}$, θ is the phase shift between $v_p(t)$ and $v'_s(t)$, n is the transformer's turn-ratio, and $X_{eq,p.u} = (\omega L - \frac{1}{\omega C_r})/Z_B$ is the normalized resonant tank impedance.

From (3), the root-mean-square (rms) value of the resonant tank current $i_{x,p.u}(t)$ is given as

$$I_{x,rms,p.u} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} [i_{x,p.u}(t)]^2 d\omega t} = \frac{2\sqrt{2}}{\pi X_{eq,p.u}} \sqrt{1 + M^2 - 2M \cos \theta}. \quad (4)$$

The average power transferred between the primary side and secondary side of the DABSRC can be evaluated using either the primary-side voltage $v_p(t)$ or the secondary-side voltage $v'_s(t)$ in conjunction with the tank current $i_{x,p.u}(t)$, both approaches lead to the same expression. It can be seen from (5) that the maximum power is transferred when the phase shift θ between $v_p(t)$ and $v'_s(t)$ is 90°

$$P_{o,p.u} = \frac{1}{2\pi} \int_0^{2\pi} v_{p,p.u}(t) i_{x,p.u}(t) dt = \frac{8M}{\pi^2 X_{eq,p.u}} \sin \theta. \quad (5)$$

A. Required Soft-Switching Conditions

It can be seen from Fig. 2 that in order to achieve ZVS operation in the primary-side switches, $i_x(t)$ should be negative at the turn-on instances of S_1 and S_4 (i.e., turn-off instances of S_2 and S_3). A negative $i_x(t)$ is required to discharge the parasitic capacitances C_{S1} and C_{S4} (and to charge C_{S2} and C_{S3}) so that their body diodes will conduct before the turn-on gate signals are applied to S_1 and S_4 . As for the secondary side, $i_x(t)$ is required to be positive to achieve ZVS turn-on of Q_1 and Q_4 . Similarly, it can be deduced that $i_x(t)$ should be positive for ZVS turn-on of S_2 and S_3 and negative for Q_2 and Q_3 .

Thus, by evaluating (3) at $\omega t = 0$ (i.e., when S_1 and S_4 are turned ON) and θ (i.e., when Q_1 and Q_4 are turned ON), the required conditions for achieving ZVS in the primary-side and secondary-side switches can be derived as given by (6) and (7),

respectively

$$i_{x,p.u}(0) = \frac{4}{\pi X_{eq,p.u}} (-1 + M \cos \theta) < 0 \Rightarrow \theta \leq \cos^{-1} \frac{1}{M} \quad (6)$$

$$i_{x,p.u}\left(\frac{\theta}{\omega}\right) = \frac{4}{\pi X_{eq,p.u}} (-\cos \theta + M) \geq 0 \Rightarrow \theta \geq \cos^{-1} M. \quad (7)$$

The phasor representation and operating waveforms corresponding to different cases of hard switching and soft switching of DABSRC are shown in Figs. 3 and 4. Plotting (6) and (7) with respect to θ at various values of M leads to the soft-switching boundaries of DABSRC depicted in Fig. 5. Fig. 5(a) shows that, for primary-side switches, the required condition can be met for all $M \leq 1$ by ensuring $\frac{nV_s(\max)}{V_p} \leq 1$, but for $M > 1$ primary-side switches will experience hard switching in region B. For secondary-side switches, Fig. 5(b) shows that they will experience hard switching in region B when $M < 1$. In summary, DABSRC cannot achieve full-range soft switching under variations in primary-to-secondary voltage ratio and load (i.e., phase shift angle) due to the contradictory requirements of (6) and (7), i.e., (6) and (7) cannot be satisfied simultaneously. This limitation will be addressed by a new method proposed in Section II-D.

B. Minimum-Tank-Current Operation

The per-unit output current $I_{o,p.u}$ can be obtained from (5) by dividing the per-unit average output power by the per-unit output voltage and result is given as

$$I_{o,p.u} = \frac{8}{\pi^2 X_{eq,p.u}} \sin \theta. \quad (8)$$

The per-unit rms tank current $I_{x,rms,p.u}$ is further normalized with respect to $I_{o,p.u}$ to obtain a load independent, and hence a generalized, expression for tank current by eliminating $X_{eq,p.u}$ from (8) and (4). Equation (9) shows that the normalized tank current is a function of M and θ only

$$\frac{I_{x,rms,p.u}}{I_{o,p.u}} = \frac{\pi\sqrt{2}}{4 \sin \theta} \sqrt{1 + M^2 - 2M \cos \theta}. \quad (9)$$

In order to achieve minimum-tank-current operation, the minimum value of $\frac{I_{x,rms,p.u}}{I_{o,p.u}}$ is found by setting its first derivative with respect to θ to zero. Equation (10) gives the required




Fig. 4. Operating waveforms of the DABSRC (a) Hard switching of secondary-side switches. (b) Hard switching of primary-side switches of the DABSRC. (c) ZVS operation of all switches of DABSRC.

conditions for minimum tank current for the cases of $M \leq 1$ and $M > 1$. By substituting (10) into (6) and (7) for the case of $M \leq 1$ and $M > 1$, respectively, it can be verified that $i_{x,p.u}(0) = 0$ and $i_{x,p.u}(\frac{\theta}{\omega}) = 0$ for $M \leq 1$ and $M > 1$, indicating that under these conditions, the tank current $i_x(t)$ becomes in phase with the primary-bridge voltage $v_{p,p.u}(t)$ when $M > 1$ and in phase with the secondary-bridge voltage $v'_{s,p.u}(t)$ when $M \leq 1$

$$\frac{d}{d\theta}(I_{x,rms,p.u}) = 0 \Rightarrow \theta = \begin{cases} \cos^{-1}(M) & M \leq 1 \\ \cos^{-1}(\frac{1}{M}) & M > 1 \end{cases} \quad (10)$$

Hence, (5) and (8) can be rewritten as

$$P_{o,p.u} = \begin{cases} \frac{8M}{\pi^2 X_{eq,p.u}} \sin(\cos^{-1}(M)) & M \leq 1 \\ \frac{8M}{\pi^2 X_{eq,p.u}} \sin(\cos^{-1}(\frac{1}{M})) & M > 1 \end{cases} \quad (11)$$

$$I_{o,p.u} = \begin{cases} \frac{8}{\pi^2 X_{eq,p.u}} \sin(\cos^{-1}(M)) & M \leq 1 \\ \frac{8}{\pi^2 X_{eq,p.u}} \sin(\cos^{-1}(\frac{1}{M})) & M > 1 \end{cases} \quad (12)$$

By imposing the desired conditions (10), it can be seen from (11) and (12) that the output power $P_{o,p.u}$ and output current $I_{o,p.u}$ can only be adjusted by varying M for a given resonant tank design. In other words, the dependence of $P_{o,p.u}$ on M has limited the flexibility of power control in DABSRC operating with minimum tank current, as M cannot be varied arbitrarily. Therefore, a modified DABSRC topology based on switched impedance is proposed to overcome this limitation.

C. Minimum Dead Time to Achieve Soft Switching and Minimum-Tank-Current Operation

To avoid incomplete soft-switching transitions in all switches, it is necessary to charge/discharge the parasitic capacitances within the dead-time interval of two complimentary switches as shown in Fig. 6. The minimum required tank current to

charge/discharge these capacitances is given as

$$\int_{t_{off}}^{t_{on}} i_{x,min}(t) dt \geq Q_{C,max}(V_{max}) \quad (13)$$

where $i_{x,min}(t)$ is the tank current within the dead-time interval and $Q_{C,max}(V_{max}) = 2V_{max}C(V_{max})$ is the maximum accumulated charge within the parasitic capacitances of the two complimentary switches on both sides of DABSRC. A large dead-time interval is required to satisfy (13) at low-power transfer and maximum bridge voltages $V_{p,max}$ and $V_{s,max}$ as the tank current $i_x(t)$ is small and the accumulated charge $Q_{C,max}(V_{max})$ is high. Hence, for full-range soft switching, the tank impedance $X_{p,u}$ should be chosen to satisfy (13), i.e., to provide the required $i_{x,min}(t)$ at the specified minimum power transfer $P_{o,p,u,min}$.

It can be seen from Fig. 6(b) that for $M > 1$, the minimum dead-time interval for achieving complete soft-switching transitions in the primary-side switches is defined at the minimum power level $P_{o,p,u,min}$, and the maximum primary-bridge voltage $V_{p,max}$, i.e., at the instance of minimum tank current $i_{x,min}(t)$ and maximum accumulated charge $Q_{CS,max}(V_{p,max})$ within the parasitic capacitances. Hence, the required dead-time interval can be found as

$$\int_0^{\frac{\theta_{dp}}{\omega}} i_{x,min}(t) dt = Q_{CS,max}(V_{p,max}) \quad (14)$$

where $\frac{\theta_{dp}}{\omega}$ is the required dead-time interval for the primary-side switches. Similarly, from Fig. 6(a) for $M \leq 1$, the required dead-time for the secondary-side switches is given by (15) at the minimum power level $P_{o,p,u,min}$ and maximum maximum secondary-bridge voltage $V_{s,max}$

$$\int_{\frac{\theta}{\omega}}^{\frac{\theta}{\omega} + \frac{\theta_{ds}}{\omega}} ni_{x,min}(t) dt = Q_{CQ,max}(V_{s,max}) \quad (15)$$

where $\frac{\theta_{ds}}{\omega}$ is the required minimum dead-time interval for the secondary-side switches.




Fig. 5. Soft-switching regions of primary- and secondary-side switches under variations in M and θ . (a) Primary side. (b) Secondary side.

D. Design and Analysis of the Switched-Controlled Capacitor

The proposed DABSRC topology based on switched impedance is shown in Fig. 2. It can be seen that SCC is inserted in DABSRC to realize a tunable resonant tank at the primary side and in doing so $X_{eq} = X_{eq,p.u.} Z_B$ can be utilized for power control in order to eliminate the restriction imposed by the minimum-tank-current conditions (10) on power variation. SCC allows the effective value of the resonant capacitor C_T of the resonant tank to be varied electronically so that the required variation in $P_{o,p.u.}$ can be achieved while θ is controlled to track the minimum-tank-current conditions (10). The schematic diagram of SCC is shown in Fig. 7(a), which is composed of two switches (i.e., T_1, T_2) in parallel with a base capacitor C_b [36]. In Fig. 7(b), consider a sinusoidal input current $i_x(t)$ flowing from A to B, and the SCC switches are turned ON at the




Fig. 6. Operating waveforms of DABSRC with complete soft-switching transitions and minimum-tank-current operation. (a) $M \leq 1$. (b) $M > 1$.

zero-crossings of $i_x(t)$ for a duration of $\frac{\beta T}{2\pi}$. When the current passes through zero from negative to positive, T_1 is turned ON, whereas T_2 is turned ON at the zero crossings of $i_x(t)$ from positive to negative. At the instance when the voltage $v_{C_b}(t)$ across C_b is zero and T_1 conducts, the current flows from A to




Fig. 7. (a) Schematic diagram of SCC. (b) Operating waveforms of SCC. (c) Ratio of effective resonant capacitance C_e to base capacitance C_b with respect to control angle β .

B through T_1 and the body diode of T_2 . At β , T_1 is turned OFF and C_b is charged by positive $i_x(t)$ and at the next zero crossing (i.e., positive to negative) T_2 is turned ON and C_b is discharged. When $v_{Cb}(t)$ is zero and T_2 conducts, $i_x(t)$ flows from B to A




Fig. 8. Block diagram of SCC control.

through T_2 and the body diode of T_1 until T_2 is turned OFF at $\beta + \pi$ and C_b is charged by the negative flowing $i_x(t)$.

Furthermore, it can be seen that both T_1 and T_2 turn ON at zero current (due to zero i_x) and turn OFF at zero voltage (due to zero v_{Cb}). Hence, both T_1 and T_2 are soft switched with very small switching loss. On the other hand, the total conduction loss in SCC is derived and given as

$$P_{scc} = I_{scc,rms}^2 R_{DS(on)} + V_f I_{scc,rms} \quad (16)$$

where $R_{DS(on)}$ is on-resistance of MOSFETs, V_f is the forward-voltage drop of the body diode. From Figs. 6 and 7(b), the rms current $I_{scc,rms}$ flowing through T_1 and T_2 is given as

$$I_{scc,rms} = \sqrt{\frac{1}{\pi} \int_{\pi-\beta}^{\beta} [i_x(t)]^2 d\omega t}. \quad (17)$$

It can be seen from Fig. 7(b) that as β increases, the available charging time for capacitor C_b , i.e., $(\pi - \beta)$, decreases, resulting in a smaller peak and rms value of $v_{Cb}(t)$. Consequently, for a given $i_x(t)$, the control angle β provides a means of varying $v_{Cb}(t)$ and the amplitude of its fundamental component. The expression for the effective capacitance C_e is derived by considering the fundamental component of $v_{Cb}(t)$ and the result is given as [36]

$$C_e = \frac{C_b}{2 - (2\beta - \sin 2\beta) / \pi}. \quad (18)$$

The ratio of the effective capacitance C_e to the base capacitor C_b is plotted against β in Fig. 7(c), which shows that C_e/C_b can in theory be varied from $0 \rightarrow \infty$ by adjusting $\frac{\pi}{2} \leq \beta \leq \pi$.

E. Realization of Switched-Impedance Network X_{eq} Using SCC

The tunable resonant tank is realized by incorporating SCC in the DABSRC as shown in Fig. 2. The overall impedance network X_{eq} is composed of a fixed resonant inductor L and a tunable resonant capacitor C_r . The effective value of the resonant capacitance C_r can be varied by choosing an appropriate value of control angle β ; at $\beta = \pi$, C_r is equal to its maximum value C_a , and its minimum value C_a/C_b is obtained at $\beta = \frac{\pi}{2}$. In practice, the required range of variation in C_r is limited to between $\frac{\pi}{2} \leq \beta < \pi$. From Fig. 7(c) there is an exponential increase in C_e/C_b as $\beta \rightarrow \pi$, hence β is chosen to be 0.9π (i.e., 2.82) to avoid the case of $C_e = \infty$.




Fig. 9. (a) Variation of $C_{r,\max}$ against $C_{r,\min}$. (b) Change in $V_{c,pk,p.u,max}$ at different values of $C_{r,\min}$.

The maximum and minimum values of C_r are given by (20) and (21) and the corresponding values of C_a and C_b are determined by solving (20) and (21) simultaneously and the results are given by (22) and (23)

$$C_r = \frac{C_a C_e}{C_a + C_e} = \frac{\pi C_a C_b}{\pi C_b + C_a (2\pi - 2\beta + \sin 2\beta)} \quad (19)$$

$$C_{r,\max} = C_r |_{\beta=0.9\pi} = \frac{\pi C_a C_b}{\pi C_b + C_a (2\pi - 2(0.9\pi) + \sin(2 \times 0.9\pi))} \approx C_a \quad (20)$$




Fig. 10. (a) Variation of C_r with respect to control angle β . (b) Variation in output power P_o with respect to control angle β for various values of M .

$$C_{r,\min} = C_r |_{\beta=\frac{\pi}{2}} = \frac{C_a C_b}{C_a + C_b} \quad (21)$$

$$C_a = \frac{C_{r,\max} C_{r,\min} [\pi - 2(0.9\pi) + \sin(2 \times 0.9\pi)]}{C_{r,\max} [2\pi - 2(0.9\pi) + \sin(2 \times 0.9\pi)] - \pi C_{r,\min}} \quad (22)$$

$$C_b = \frac{C_{r,\min} C_a}{C_a - C_{r,\min}} \quad (23)$$

The per-unit output power with the proposed DABSRC topology can be rewritten as

$$P_{o,p.u} = \begin{cases} \frac{8M}{\pi^2 X_{eq,p.u}} \sin(\cos^{-1}(M)) & M \leq 1 \\ \frac{8M}{\pi^2 X_{eq,p.u}} \sin(\cos^{-1}(\frac{1}{M})) & M > 1 \end{cases} \quad (24)$$

where $X_{eq,p.u} = (\omega L - \frac{1}{\omega C_r})/Z_B$.

TABLE I
SPECIFICATIONS OF CONVERTER PROTOTYPE

Maximum input voltage $V_{i,max}$	250 V
Maximum output voltage $V_{o,max}$	48 V
Transformer ratio n	5.21
Proposed resonant tank (L , C_a , and C_b)	Calculated (302.6 μ H, 18.1 nF, and 18.5 nF) Experimental (300 μ H, 18 nF, and 18.5 nF)
Maximum rated output power $P_{avg,o}$	1 kW
Primary side MOSFETs	UJC06505K (650 V, 36.5 A, 35 m Ω)
Secondary side MOSFETs	CSD18535KCS (60 V, 279 A, 1.6 m Ω)
SCC MOSFETs	UJC06505K (650 V, 36.5 A, 35 m Ω)
Gate drivers	Infineon 2ED020I12-F2
Inductor's core shape and material	FC3 Ferrite (ETD-49 Core)
Transformer's core shape and material	FC3 Ferrite (ETD-49 Core)
Supercapacitor	Maxwell Technologies (48 V, 83 F)
Controller	32-bit ARM Cortex-M3 PSoc 5LP by Cypress Semiconductor
Voltage and current sensors	LEM Sensors (LV25-P and LA55-P)




Fig. 11. Secondary reflected tank current $nI_{x,rms}$ of DABSRC under the proposed, conventional, and MCT modulation methods. (a) $M = 0.5$. (b) $M = 0.7$. (c) $M = 0.94$. (d) $M = 1.2$.




Fig. 12. Hardware realization of the proposed DABSRC topology.



 Fig. 13. Experimental waveforms. (a) Charging supercapacitor with $V_p = 250$ V (100 V/div), $V_s = 45$ V (50 V/div), $nI_{x,rms} = 19.8$ A (20 A/div), $I_o = 17.7$ A, $M = 0.94$, $V_{Cb,rms} = 279$ V (500 V/div), $P_o = 800$ W, conduction loss due to SCC $P_{scc} = 1$ W and efficiency = 94.7%. (b) ZVS operation of S_1 and S_4 . (c) ZVS operation of Q_1 and Q_4 . (d) ZVS operation of T_1 .

Fig. 8 illustrates the block diagram of the output current regulator. S_1 , S_3 , Q_1 , Q_3 , T_1 , and T_2 are the pulse width modulation (PWM) signals to control the primary-side, secondary-side, and SCC MOSFETs. In order to generate the required control angle β for the SCC, a sawtooth voltage is synchronized with the tank current $i_x(t)$ (or equivalently, with the secondary-side voltage $v_s(t)$ for $M \leq 1$ and with the primary-side voltage $v_p(t)$ for $M > 1$) and compared with the error voltage $e(t)$ generated by the compensator.

III. SIMULATION AND EXPERIMENTAL RESULTS

To validate the proposed DABSRC, a switched impedance $X_{eq,p,u}$ is designed for M with a minimum value of 0.2 and in order to avoid the need of generating excessively large dead-

time intervals as suggested by (13), the per-unit power variation $P_{o,p,u}$ is limited to between 0.1 and 1. By analyzing (24), the maximum value of the switched impedance $X_{eq,p,u,max}$ is determined by the required minimum output power $P_{o,p,u,min} = 0.1$ at $M = 0.2$, because under minimum-tank-current operation, θ is large for small M according to (10). At $M = 1$, (10) gives $\theta = 0^\circ$ which according to (13) does not provide the required tank current to charge/discharge parasitic capacitances for complete soft-switching transitions. Hence, for practical design purpose and to provide sufficient current to achieve soft switching, $M = 0.94$ (i.e., $\theta = 20^\circ$) is chosen to provide required maximum output power $P_{o,p,u,max} = 1$ at $X_{eq,p,u,min}$. According to the aforementioned design considerations and by the use of (24), the expressions for $X_{eq,p,u,max}$ and $X_{eq,p,u,min}$ are given




Fig. 14. Experimental waveforms. (a) Charging supercapacitor with $V_p = 250$ V (100 V/div), $V_s = 29$ V (50 V/div), $nI_{x,rms} = 19.3$ A (20 A/div), $I_o = 17.4$ A, $M = 0.6$, $V_{Cb,rms} = 226$ V (500 V/div), $P_o = 500$ W, conduction loss due to SCC $P_{scc} = 2.8$ W and efficiency = 91.2%. (b) ZVS operation of S_1 and Q_1 . (c) ZVS operation of Q_1 and Q_4 . (d) ZVS operation of T_1 .




Fig. 15. Experimental waveforms. (a) Charging supercapacitor with $V_p = 195$ V (100 V/div), $V_s = 45$ V (50 V/div), $nI_{x,rms} = 12.6$ A (20 A/div), $I_o = 9$ A, $M = 1.2$, $V_{Cb,rms} = 113$ V (250 V/div), $P_o = 400$ W, conduction loss due to SCC $P_{scc} = 1.8$ W, and efficiency = 95%. (b) ZVS operation of S_1 and S_4 . (c) ZVS operation of Q_1 and Q_4 . (d) ZVS operation of T_1 .

by (25) and (26), respectively

$$\frac{\omega L}{Z_B} - \frac{1}{\omega C_{r,max} Z_B} = X_{eq,p.u,max} = 1.65 \quad (25)$$

$$\frac{\omega L}{Z_B} - \frac{1}{\omega C_{r,min} Z_B} = X_{eq,p.u,min} = 0.26. \quad (26)$$

The range of variation of C_r is defined by $\omega C_{r,max} Z_B$ and $\omega C_{r,min} Z_B$, which are related by solving (25) and (26) simultaneously. The result is given by (27) and plotted in Fig. 9(a). Another important design parameter is the maximum peak voltage $V_{c,pk,p.u,max}$ across C_r , given by (28), which is determined by the value of $\omega C_{r,min} Z_B$ at $M = 0.94$ and $P_{o,p.u,max} = 1$




Fig. 16. Experimental waveforms. (a) Transition between charging (forward power flow) and discharging (backward power flow) mode for the change in output current I_o of 22 A (+11 A to -11 A) (b) Discharging mode (backward power flow) with $V_p = 250$ V (100 V/div), $V_s = 10$ V (25 V/div), $nI_{x,rms} = 12.1$ A (20 A/div), $I_o = 11$ A, $M = 0.2$, $P_o = 110$ W, conduction loss due to SCC $P_{scc} = 2.6$ W and efficiency = 88.5%. (c) ZVS operation of S_1 and S_4 . (d) ZVS operation of Q_1 and Q_4 .




Fig. 17. Experimental waveforms with $V_p = 250$ V, $V_s = 33.6$ V, and $M = 0.7$ (a) Proposed modulation method with $nI_{x,rms} = 18.2$ A, $P_o = 600$ W, and efficiency = 91.3%. MCT with $nI_{x,rms} = 19.5$ A, $P_o = 600$ W, and efficiency = 90%. (b) Proposed modulation method with $nI_{x,rms} = 12.8$ A, $P_o = 400$ W, and efficiency = 93.6%. MCT with $nI_{x,rms} = 12.7$ A, $P_o = 400$ W, and efficiency = 93.7%. (c) Proposed modulation method with $nI_{x,rms} = 8.28$ A, $P_o = 250$ W, and efficiency = 95%. MCT with $nI_{x,rms} = 8.2$ A, $P_o = 250$ W, and efficiency = 93.5%.




Fig. 18. Breakdown of power losses P_{loss} at the nominal operating point.

$$\omega C_{r,max} Z_B = \frac{1}{\frac{1}{\omega C_{r,min} Z_B} - 1.38} \quad (27)$$

$$V_{c,pk,p.u,max} = \frac{\sqrt{2} \times I_{x,rms,p.u,max}}{\omega C_{r,min} Z_B}. \quad (28)$$

Fig. 9(b) shows the variation of $V_{c,pk,p.u,max}$ against $\omega C_{r,min} Z_B$ and it can be seen that in order to reduce the voltage stress across C_r , a higher value of $C_{r,min}$ is preferred. However, Fig. 9(a) shows that $C_{r,max}$ increases exponentially with increasing $C_{r,min}$. The large difference between $C_{r,max}$ and $C_{r,min}$ at high value of $C_{r,min}$ in turn causes C_r to be a steep function of the control angle β [c.f., Fig. 10(a)], which degrades the noise susceptibility of the converter at high $C_{r,min}$. Therefore, bearing in mind this tradeoff, a mid-range value of $\omega C_{r,min} Z_B = 0.36$ is chosen and $\omega C_{r,max} Z_B = 0.72$ is found from (27).

A. Simulation Results

The proposed DABSRC is designed for a rated power of 1 kW to charge/discharge a supercapacitor with a terminal voltage variation of 10 to 45 V, switching frequency of 100 kHz, and an input dc bus of maximum 250 V. The base resistance for the rated power of 1 kW can be found as $Z_B = \frac{n^2 V_{o,max}^2}{P_{o,max}} = 62.5 \Omega$. The values of other components (L , C_a , and C_b) are calculated using (22), (23), (25), and (26) and listed in Table I. The variation of C_r for the proposed design with respect to the control angle β is plotted in Fig. 10(a) using (19), and by the use of (24) the converter's output power P_o is plotted as a function of the control angle β at various values of M and is shown in Fig. 10(b).

The tank currents under three modulation methods, i.e., conventional (SPS), proposed, and minimum current trajectory (MCT) based modulation method proposed in [22], are simulated for different power levels and the results are plotted in Fig. 11(a)–(d). It can be seen that both MCT and the

proposed method result in similar rms tank current at low to medium power levels, i.e., $|P_o/P_{o,max}| \leq \sqrt{1-M^2}$ for $M \leq 1$ or $\sqrt{1-(1/M)^2}$ for $M > 1$. However, as power level increases to $|P_o/P_{o,max}| \geq \sqrt{1-M^2}$ for $M \leq 1$ or $\sqrt{1-(1/M)^2}$ for $M > 1$, MCT follows the conventional method and, therefore, results in higher rms tank current than the proposed method. Furthermore, while the proposed method ensures full-range soft switching, two primary-side switches of DABSRC modulated with MCT encounter hard switching when power level decreases to $|P_o/P_{o,max}| \leq \sqrt{M-M^2}$ for $M \leq 1$ or $\sqrt{1/M-(1/M)^2}$ for $M > 1$.

B. Experimental Results

The experimental prototype of the proposed DABSRC topology with the specifications given by Table I is shown in Fig. 12. MOSFETs are used to realize all primary-side, SCC, and secondary-side switches. A programmable system-on-chip (PSoC) is used to generate the required PWM signals for all switches, adjust the phase-shift θ based on the sensed output voltage to ensure minimum-tank-current operation, and generate the synchronized sawtooth waveform for the production of control angle β of SCC by sensing the output current.

The measured waveforms of $v_p(t)$, $v_s(t)$, $ni_x(t)$, $v_{Cb}(t)$, $v_{CS1}(t)$, $v_{CS4}(t)$, $v_{CQ1}(t)$, $v_{CQ4}(t)$, and $v_{T1}(t)$ are analyzed to validate the proposed DABSRC topology. Fig. 13(a)–(d) depict the case of charging supercapacitor at output power $P_o = 800$ W, output current $I_o = 17.7$ A, and $M = 0.94$ ($V_i = 250$ V and $V_o = 45$ V). Fig. 13(b) and (c) shows that ZVS operation is achieved for all primary-side and secondary-side switches by charging and discharging parasitic capacitances within the designed dead-time interval. As for the SCC, both T_1 and T_2 undergo soft switching inherently, as shown in Fig. 13(d), at the switching instances of T_1 . A case of lower output power $P_o = 500$ W, output current $I_o = 17.2$ A, and $M = 0.6$ ($V_i = 250$ V and $V_o = 29$ V) is shown in Fig. 14(a)–(d) and it can be seen that ZVS operation is achieved for all switches. The proposed DABSRC is also verified for the case of $M = 1.2$ ($V_i = 195$ V and $V_o = 45$ V) at $P_o = 400$ W with experimental waveforms shown in Fig. 15(a)–(d). The cases depicting the transition from charging to discharging mode of the supercapacitor and backward power flow are captured in Fig. 16(a)–(d), which shows the effectiveness of the proposed topology for reverse power flow as well. Moreover, minimum-tank-current operation is achieved by keeping an in-phase relationship between the tank current and secondary-side voltage for $M \leq 1$ and with primary-side voltage for $M > 1$ by satisfying the condition (10) for the purpose of reducing circulating current and parasitic-induced ringing [37].

To compare the proposed modulation method to MCT, a prototype that operates with MCT is built and tested. Fig. 17(a)–(c) depicts the experimental waveforms for three power levels. For $P_o = 600$ W, i.e., $|P_o/P_{o,max}| \geq \sqrt{1-M^2}$, Fig. 17(a) shows that the proposed method results in a higher efficiency (91.3% compared to 90% with MCT) due to a lower tank current (18.2 A compared to 19.5 A with MCT). As the power level is reduced to $P_o = 400$ W, i.e., $|P_o/P_{o,max}| \leq \sqrt{1-M^2}$, as shown




Fig. 19. Measured efficiencies of DABSRC for various values of M and P_o . (a) $M = 1.2$. (b) $M = 0.94$. (c) $M = 0.8$. (d) $M = 0.6$.

in Fig. 17(b), both methods result in similar efficiency and tank current magnitude. However, as the power level is further reduced to $|P_o/P_{o,max}| \leq \sqrt{M - M^2}$, Fig. 17(c) shows that for $P_o = 250$ W two primary-side switches in DABSRC modulated with MCT encounter hard switching (as evident from the severe ringing at the primary bridge voltages rising edges) while soft switching is maintained by the proposed method for all switches. As a result of the incurred switching loss, MCT results in a lower efficiency (93.5% compared to 95% with the proposed method).

The measured efficiencies of the proposed, conventional, and MCT-based DABSRC under various P_o and M are plotted in Fig. 19(a)–(d), which show that the proposed DABSRC topology and modulation method outperforms the conventional and MCT-based DABSRC under wide variation in output power P_o . Fig. 18 shows the loss break down at the nominal operating

point and it can be observed that the conduction loss incurred in SCC is not significant when compared with the switching and conduction losses resulting (c.f., Fig. 19) from the conventional and MCT modulation methods, as they remain outperformed by the proposed method in terms of efficiency. The increase in efficiency with increasing M can be explained by the fact that, at lower M , and hence lower output power, the conduction loss resulting from the parasitic resistance of semiconductor devices, windings resistance, forward voltage drop of the body diodes of MOSFETs, and PCB traces are constant for a given output current and poses more weight in efficiency as compared to the cases of higher M . Also, according to (10), at lower values of M , a large phase shift θ is necessary to maintain minimum-tank-current operation that will lead to a larger circulating power and hence a larger conduction loss at the primary side of the DABSRC [35], [38], [39].

IV. CONCLUSION

An efficient operation of DABSRC in high-power applications requires the minimization of both conduction loss and switching loss. To achieve these aims, a modified series resonant topology of DABSRC is proposed to achieve soft switching and minimum-tank-current operation over wide-range variations in output current and voltage. The proposed topology utilizes SCC to realize a switched-impedance-based series resonant tank, where the control angle β of an SCC is utilized for power control. To verify the feasibility and effectiveness of the proposed DABSRC topology and power modulation method, simulation and experimental results under different values of supercapacitor's output voltages, and charging/discharging currents are presented. A maximum efficiency of 97.5% is obtained from experimental prototype.

REFERENCES

- [1] A. Emadi, Y. JooLee, and K. Rajashekar, "Power electronics and motor drives in electric, hybrid electric, and plug-in hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2237–2245, Jun. 2008.
- [2] A. Emadi, S. Williamson, and A. Khaligh, "Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems," *IEEE Trans. Power Electron.*, vol. 21, no. 3, pp. 567–577, May 2006.
- [3] C. C. Chan, "The state of the art of electric, hybrid, and fuel cell vehicles," *Proc. IEEE*, vol. 95, no. 4, pp. 704–718, Apr. 2007.
- [4] J.-S. Lai and D. J. Nelson, "Energy management power converters in hybrid electric and fuel cell vehicles," *Proc. IEEE*, vol. 95, no. 4, pp. 766–777, Apr. 2007.
- [5] S. Cui, D. He, Z. Chen, and T. G. Habetler, "A wide input voltage range ZVS isolated bidirectional DC-DC converter for ultra-capacitor application in hybrid and electric vehicles," in *Proc. IEEE Int. Elect. Veh. Conf.*, Mar. 2012, pp. 1–6.
- [6] R. De Doncker, D. Divan, and M. Kheraluwala, "A three-phase soft-switched high-power-density DC/DC converter for high-power applications," *IEEE Trans. Ind. Appl.*, vol. 27, no. 1, pp. 63–73, Jan./Feb. 1991.
- [7] S. Inoue and H. Akagi, "A bidirectional isolated DCDC converter as a core circuit of the next-generation medium-voltage power conversion system," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 535–542, Mar. 2007.
- [8] B. Zhao, Q. Song, W. Liu, and Y. Sun, "Overview of dual-active-bridge isolated bidirectional DCDC Converter for high-frequency-link power-conversion system," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4091–4106, Aug. 2014.
- [9] S. Inoue and H. Akagi, "A bidirectional DC-DC converter for an energy storage system with galvanic isolation," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2299–2306, 2007.
- [10] Biao Zhao, Qiang Song, Wenhua Liu, and Yandong Sun, "A synthetic discrete design methodology of high-frequency isolated bidirectional DC/DC converter for grid-connected battery energy storage system using advanced components," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5402–5410, Oct. 2014.
- [11] Xiaodong Li and A. K. S. Bhat, "Analysis and design of high-frequency isolated dual-bridge series resonant DC/DC converter," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 850–862, Apr. 2010.
- [12] F. Krismer and J. Kolar, "Accurate power loss model derivation of a high-current dual active bridge converter for an automotive application," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 881–891, Mar. 2010.
- [13] T. Hirose, M. Takasaki, and Y. Ishizuka, "A power efficiency improvement technique for a bidirectional dual active bridge DC-DC converter at light load," *IEEE Trans. Ind. Appl.*, vol. 50, no. 6, pp. 4047–4055, Nov. 2014.
- [14] B. Zhao, Q. Yu, and W. Sun, "Extended-phase-shift control of isolated bidirectional DCDC converter for power distribution in microgrid," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4667–4680, Nov. 2012.
- [15] G. G. Oggier, G. O. García, and A. R. Oliva, "Switching control strategy to minimize dual active bridge converter losses," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1826–1838, Jul. 2009.
- [16] G. G. Oggier, G. O. Garcia, and A. R. Oliva, "Modulation strategy to operate the dual active bridge DC-DC converter under soft switching in the whole operating range," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1228–1236, Apr. 2011.
- [17] N. D. Dinh, N. D. Tuyen, and G. Fujita, "Investigation of ZVS condition for dual-active-bridge converter using dual-phase-shift modulation," in *Proc. IEEE PES Asia-Pac. Power Energy Eng. Conf.*, 2014, pp. 1–6.
- [18] B. Zhao, Q. Song, and W. Liu, "Power characterization of isolated bidirectional dual-active-bridge DCDC converter with dual-phase-shift control," *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 4172–4176, Sep. 2012.
- [19] Hua Bai and C. Mi, "Eliminate reactive power and increase system efficiency of isolated bidirectional dual-active-bridge DCDC converters using novel dual-phase-shift control," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2905–2914, Nov. 2008.
- [20] B. Zhao, Q. Song, and W. Liu, "Efficiency characterization and optimization of isolated bidirectional DCDC converter based on dual-phase-shift control for DC distribution application," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1711–1727, Apr. 2013.
- [21] F. Krismer and J. W. Kolar, "Efficiency-optimized high-current dual active bridge converter for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 59, no. 7, pp. 2745–2760, Jul. 2012.
- [22] L. Corradini, D. Seltzer, D. Bloomquist, R. Zane, D. Maksimovic, and B. Jacobson, "Minimum current operation of bidirectional dual-bridge series resonant DC/DC converters," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3266–3276, Jul. 2012.
- [23] F. Krismer and J. W. Kolar, "Closed form solution for minimum conduction loss modulation of DAB converters," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 174–188, Jan. 2012.
- [24] W. Choi, K.-M. Rho, and B.-H. Cho, "Fundamental duty modulation of dual-active-bridge converter for wide-range operation," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4048–4064, Jun. 2016.
- [25] B. Zhao, Q. Song, W. Liu, G. Liu, and Y. Zhao, "Universal high-frequency-link characterization and practical fundamental-optimal strategy for dual-active-bridge DC-DC converter under PWM plus phase-shift control," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6488–6494, Dec. 2015.
- [26] R. P. Twiname, D. J. Thrimawithana, U. K. Madawala, and C. A. Baguley, "A dual-active bridge topology with a tuned CLC network," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6543–6550, Dec. 2015.
- [27] J. Kan, S. Xie, Y. Tang, and Y. Wu, "Voltage-fed dual active bridge bidirectional DC/DC converter with an immittance network," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3582–3590, Jul. 2014.
- [28] R. P. Twiname, D. J. Thrimawithana, U. K. Madawala, and C. A. Baguley, "A new resonant bidirectional DC-DC converter topology," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4733–4740, Sep. 2014.
- [29] J.-H. Jung, H.-S. Kim, M.-H. Ryu, and J.-W. Baek, "Design methodology of bidirectional CLLC resonant converter for high-frequency isolation of DC distribution systems," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1741–1755, Apr. 2013.
- [30] H. Wu, T. Mu, X. Gao, and Y. Xing, "A secondary-side phase-shift-controlled LLC resonant converter with reduced conduction loss at normal operation for hold-up time compensation application," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5352–5357, Oct. 2015.
- [31] M. Taheri, J. Milimonfared, B. AbbasiArand, and S. Salehi Dobakhshari, "High step-up dual full-bridge ZVS DC-DC converter with improved integrated magnetics and new resonant switched capacitor cell," *IET Power Electron.*, vol. 10, no. 6, pp. 606–618, May 2017.
- [32] Z. Hu, Y. Qiu, L. Wang, and Y.-F. Liu, "An interleaved LLC resonant converter operating at constant switching frequency," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2931–2943, Jun. 2014.
- [33] F. Krismer, S. Round, and J. Kolar, "Performance optimization of a high current dual active bridge with a wide operating voltage range," in *Proc. IEEE 37th IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–7.
- [34] J. Riedel, D. G. Holmes, B. P. McGrath, and C. Teixeira, "ZVS soft switching boundaries for dual active bridge DC-DC converters using frequency domain analysis," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 3166–3179, Apr. 2017.
- [35] H. M. de Oliveira Filho, D. de Souza Oliveira, and P. P. Praca, "Steady-state analysis of a ZVS bidirectional isolated three-phase DC-DC converter using dual phase-shift control with variable duty cycle," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1863–1872, Mar. 2016.
- [36] W.-J. Gu and K. Harada, "A new method to regulate resonant converters," *IEEE Trans. Power Electron.*, vol. 3, no. 4, pp. 430–439, Oct. 1988.
- [37] M. Yaqoob, K. H. Loo, and Y. M. Lai, "Extension of soft-switching region of dual-active-bridge converter by a tunable resonant tank," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9093–9104, Dec. 2017.


- [38] Z. Wang and H. Li, "A soft switching three-phase current-fed bidirectional DC-DC converter with high efficiency over a wide input voltage range," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 669–684, Feb. 2012.
- [39] A. K. Tripathi *et al.*, "Design considerations of a 15-kV SiC IGBT-based medium-voltage high-frequency isolated DC-DC converter," *IEEE Trans. Ind. Appl.*, vol. 51, no. 4, pp. 3284–3294, Jul. 2015.



Muhammad Yaqoob (S'16) received the B.Eng. degree in electronics engineering from the National University of Sciences and Technology, Islamabad, Pakistan, in 2012, and the M.Sc. degree in electric power systems and automation from the North China Electric Power University, Beijing, China, in 2014. He is currently working toward the Ph.D. degree in the area of power electronics at The Hong Kong Polytechnic University, Hong Kong.

His current research interests include high-frequency bidirectional isolated dc/dc converters and advanced soft-switching techniques.

Mr. Yaqoob serves as a Reviewer for the *IEEE TRANSACTIONS ON POWER ELECTRONICS*, *IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS*, *IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY*, *IET High Voltage*, and *IET Power Electronics*.



Ka-Hong Loo (S'97–M'99) received the B.Eng. (Hons.) in electronic engineering and the Ph.D. degree in electronics engineering from the University of Sheffield, Sheffield, U.K., in 1999 and 2002, respectively.

From 2002 to 2004, he was the Japan Society for the Promotion of Science Postdoctoral Fellow at the Ehime University, Matsuyama, Japan. In 2006, he joined the Hong Kong Polytechnic University, Hong Kong, as an Instructor in the Faculty of Engineering, where he is currently an Associate Professor at the Department of Electronic and Information Engineering. His areas of research interest include power electronics for renewable energy systems.

Dr. Loo has been an Associate Editor for the *IEEE TRANSACTIONS ON ENERGY CONVERSION* since 2013.



Yuk Ming Lai (M'92–SM'11) received the B.Eng. degree in electrical engineering from the University of Western Australia, Perth, Australia, in 1983, the M.Eng.Sc. degree in electrical engineering from University of Sydney, Sydney, Australia, in 1986, and the Ph.D. degree in power electronics from Brunel University, London, U.K., in 1997.

He was an Associate Professor with the Hong Kong Polytechnic University, Hong Kong, and his research interests include computer-aided design of power electronics and nonlinear dynamics.