

# Single-Phase Six-Switch Dual-Output Inverter Using Dual-Buck Structure

Bang Le-Huy Nguyen <sup>1</sup>, Honnyong Cha <sup>1</sup>, *Member, IEEE*, and Heung-Geun Kim, *Senior Member, IEEE*

**Abstract**—In this paper, a novel six-switch dual-output inverter is proposed. The three-switch leg in the proposed inverter is implemented with the dual-buck structure. Hence, it retains all the benefits of the conventional dual-buck inverter such as improved reliability owing to the absence of short-circuit problems and higher efficiency with the use of power metal–oxide–semiconductor field-effect transistor (MOSFET) without reverse recovery issues on its body diode. In addition, the passive components can be reduced with the high switching frequency operation. A 3.5-kW, 400-V dc input MOSFET-based hardware prototype was built and tested to verify the performance of the proposed inverter and a maximum efficiency of 97% was achieved.

**Index Terms**—Dual-buck inverter, dual-output, nine-switch converter, reduced-switch-count converters, single-phase inverter, switching cell, three-switch-leg.

## I. INTRODUCTION

THE use of active switches, such as the insulated-gate bipolar transistor (IGBT) and metal–oxide–semiconductor field-effect transistor (MOSFET), requires a gate-driver circuit and gate-driver power supply, which undesirably increase the cost, weight, volume, and failure probability of the entire system. Therefore, the reduced-switch-count power converter topologies have been receiving increasing attention.

In dual-output inverters or ac–dc–ac power converter systems, the switch count reduction can be achieved using three well-known methods: split-capacitor leg [1], sharing phase leg [2], and three-switch leg [3]. Among them, the three-switch leg has been intensively employed through various applications, such as dual-output inverter [3]–[5], ac/ac nine-switch converter [6], dual-output Z-source inverter [7], dual-output indirect matrix converter [8], back-to-back converter for doubly fed induction generator [9], drives for six-phase motor [10], power conditioner [11], online uninterrupted power supply (UPS) [12], energy

Manuscript received May 30, 2017; revised August 15, 2017 and October 23, 2017; accepted October 31, 2017. Date of publication November 15, 2017; date of current version June 22, 2018. This work was supported in part by the Korea Institute of Energy Technology Evaluation and Planning and the Ministry of Trade, Industry & Energy of the Republic of Korea under Grant 20174030201490 and in part by the KEPCO under the project entitled “Demonstration Study for Low Voltage Direct Current Distribution Network in an Island” (D3080). Recommended for publication by Associate Editor C. N. M. Ho. (Corresponding author: Honnyong Cha.)

B. L.-H. Nguyen and H. Cha are with the School of Energy Engineering, Kyungpook National University, Daegu 41566, South Korea (e-mail: bang.lh.nguyen@gmail.com; chahonny@knu.ac.kr).

H.-G. Kim is with the Department of Electrical Engineering, Kyungpook National University, Daegu 41566, South Korea (e-mail: hgkim@knu.ac.kr).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2017.2774363




Fig. 1. Conventional dual-output six-switch inverter [3]. (a) Circuit topology. (b) Modulation scheme for three-switch leg.

systems for distributed generation [13], multi-input converters [14], and solid-state variable capacitor [15].

Fig. 1(a) shows the dual-output six-switch inverter topology introduced in [3]. This topology can independently supply two single-phase ac loads. The reduction of switch count is achieved by sharing the middle switches ( $S_2$ ,  $S_5$ ) between the upper and lower outputs. Fig. 1(b) shows the modulation of each three-switch phase leg. The upper reference should be always greater than the lower reference to avoid short-circuit or open terminal. Under this constraint, the operation of three-switch-leg-based converters is divided into two modes: common frequency (CF) and different frequency (DF) modes. In the CF mode, the two outputs have the same fundamental frequencies and the maximum achievable magnitude of their reference signals is one provided that they are in-phase. However, in the DF mode, the fundamental frequencies of the two outputs are different and their maximum achievable magnitudes are lowered to half or the total magnitudes should be lower than one. Hence, the three-switch-leg-based converter topologies are more suitable for applications in which the two outputs are mainly controlled at CF mode such as online-UPS or the same-speed drives system.

The three-switch leg has already been confirmed as a practical alternative to a four-switch full-bridge module to reduce 25% of the active semiconductor devices used in the system. However, like the two-switch leg, it still suffers from short-circuit risk when all switches in the phase leg being turned ON simultaneously. Generally, a finite pulse-width modulation (PWM) dead time is used at the cost of a distorted output waveform and reduced achievable voltage gain [16], [17]. The dual-buck leg with additional current limiting inductors can alleviate these




Fig. 2. Comparison of shoot-through paths in (a) conventional and (b) dual-buck phase legs.

concerns owing to no short-circuit possibility. Moreover, the use of power MOSFETs and externally selected diodes assist this structure gain higher efficiency, especially at high-switching frequency operation in comparison with conventional IGBT-based topology.

The dual-buck structure was first introduced as a high-performance current regulator in 1990 [18] to the best of our knowledge. This structure is then employed for a range of power converters, such as half-bridge [19], full-bridge [20], three-phase inverter [21], cascaded H-bridge inverter [22], buck, boost, and buck-boost ac-ac choppers without commutation problems [23]–[26]. All of them are extremely reliable and highly efficient.

Follow this trend, a novel three-switch leg using dual-buck structure is proposed in this paper. A discussion on the characteristics of the dual-buck structure and the derivation of the proposed leg are presented in Section II. The operation principle of the proposed leg is analyzed in Section III. In Section IV, the feasibility of the proposed leg is demonstrated by implementing a single-phase six-switch dual-output inverter. The operation modes and carrier-based PWM (CB-PWM) of the proposed inverter is described. In Section V, the experimental results are provided and an efficiency comparison between the proposed and conventional inverters is conducted.

## II. PROPOSED DUAL-BUCK-BASED THREE-SWITCH LEG

### A. Dual-Buck Structure

Fig. 2 compares the shoot-through path in the conventional and dual-buck phase legs. As evident in Fig. 2(b), the shoot-through current  $i_{sh}$  is restrained by the two current limiting inductors  $L_p$  and  $L_n$ . During the overlap-time period,  $i_{sh}$  increases with a slope of  $(V_{dc}/2L_c)$ , where  $L_p = L_n = L_c$ . Therefore, the dual-buck leg can stand for a certain overlap-time period. This provides sufficient time for the protection circuit to shut down the system to protect the devices when the overlap time lasts longer at fault condition. The system reliability is greatly enhanced.

Additionally, it is well known that the main advantages of power MOSFETs are their fast switching speed and resistive conduction voltage drop, which yield lower switching and conduction losses than IGBTs at a certain current level. However, the large reverse recovery current and the related losses on body diodes often hinder the use of power MOSFETs especially in high-voltage (over 250 V) and hard-switching converters [27].




Fig. 3. Decomposition of the conventional three-switch leg.

The dual-buck leg, owing to its unique structure, relieves the reverse recovery issues to a significant extent because the body diodes of MOSFETs do not have a chance to conduct. Instead, the two externally selected fast recovery diodes ( $D_p$  and  $D_n$ ) are used for freewheeling. Sequentially, power MOSFETs can be used and the switching frequency can be increased without severely compromising the converter efficiency. Hence, it leads to lesser filter requirement and avoids acoustic noise. Although two more current limiting inductors are required, the efficiency of the dual-buck leg can be higher than that of the IGBT-based conventional leg [21].

### B. Proposed Dual-Buck Three-Switch Leg

The conventional three-switch leg can be decomposed into the left and right parts, as shown in Fig. 3. In the left part, two switches are connected in series with a diode in the middle, whereas in the right part, two diodes are connected in series with a switch in the middle. Inductors are added to each part to limit the current during the overlap-time period.

By recombining the left and right parts while retaining the presence of all the limiting inductors, a novel three-switch leg is formed, as shown in Fig. 4(a). There are no shoot-through worries and the high converter reliability is achieved. Additionally, the external diodes, which can be selected with optimized recovery characteristics and lower voltage drop, reduce the switching and conduction losses significantly.

Although the proposed leg can stand for the overlap-time period, this causes a circulating current  $i_{cr}$  flowing through the circuit loops. Fig. 4(b) and (c) shows the shoot through and freewheeling paths when all switches simultaneously being turned ON (overlap-time period) and turned OFF (deadtime period), respectively. The increase of  $i_{cr}$  during the overlap-time period  $\Delta t_{op}$  is calculated as

$$\frac{\Delta i_{cr}}{\Delta t_{op}} = \frac{V_{dc} - 3i_{cr}r_{ds,on}}{4L_c}. \quad (1)$$

where  $V_{dc}$  is the dc-link voltage,  $L_{pu} = L_{pd} = L_{nu} = L_{nd} = L_c$  is the inductance of the limiting inductors, and  $r_{ds,on}$  is the on-state resistance of power MOSFETs. Conversely, this current reduces during the deadtime period  $\Delta t_{dp}$  with the slope of  $(V_{dc} - 3V_f)/4L_c$ , where  $V_f$  is the forward voltage drop on external diodes.




Fig. 4. Proposed three-switch leg. (a) Circuit. (b) Shoot-through path. (c) Freewheeling path.




Fig. 5. Switching states and simplified equivalent circuits of the proposed leg. (a), (d) P [110]. (b), (e) Z [101]. (c), (f) N [011].

Hence, the  $i_{cr}$  can be approximated as

$$i_{cr} = \frac{V_{dc}}{4L_c} \left( \sum t_{op} - \sum t_{dp} \right) \geq 0. \quad (2)$$

In (2), the voltage drops on semiconductor devices ( $V_f$  and  $i_{cr}r_{ds,on}$ ) are neglected;  $\Sigma t_{op}$  and  $\Sigma t_{dp}$  are the accumulated time of deadtime and overlap-time intervals, respectively. When  $\Sigma t_{dp} \geq \Sigma t_{op}$ , the  $i_{cr}$  is retained at zero. Thus, the  $i_{cr}$  can be minimized by adding more deadtime than overlap time. Nonetheless, more deadtime leads to more distortion in outputs and reduction of dc-source utilization. In this paper, a deadtime of approximately  $0.2 \mu s$  is inserted. Therefore, the  $i_{cr}$  can be neglected.

### III. OPERATION PRINCIPLE OF THE PROPOSED LEG

#### A. Switching State

Similar to the conventional three-switch leg, the proposed leg also has three switching states for switches  $[S_1, S_2, S_3]$  listed as P [110], Z [101], and N [011]. Fig. 5 shows the schematics and the simplified equivalent circuits of the three switching states with the voltage drops across semiconductor devices are

TABLE I  
RELATIONSHIP BETWEEN SWITCHING STATES AND INDUCTOR VOLTAGES

States	Devices						Inductor Voltages			
	S <sub>1</sub>	D <sub>1</sub>	S <sub>2</sub>	D <sub>2</sub>	S <sub>3</sub>	D <sub>3</sub>	$v_{Lpu}, v_{Lnu}$	$v_{Lpd}, v_{Lnd}$		
P [110]	ON	FB	ON	FB	OFF	RB	$v_{PA}$		$v_{PR}$	
Z [101]	ON	FB	OFF	RB	ON	FB				
N [011]	OFF	RB	ON	FB	ON	FB	$v_{NA}$		$v_{NR}$	

\* FB: forward-biased, RB: reverse-biased

neglected. Where  $i_{c1}$  and  $i_{c2}$  represent the freewheeling of limiting inductor currents through the circuit loops if it occurs. The relationship between the switching states and voltages across the limiting inductors can be determined as described in Table I. As can be seen in Fig. 5, in each switching state, the output terminals A and R are connected to the source terminals P and N through current limiting inductors ( $L_{pu}$ ,  $L_{nu}$ ,  $L_{pd}$ , and  $L_{nd}$ ).

#### B. Evaluation of Currents in Devices

By involving limiting inductors, the currents flowing inside the proposed dual-buck three-switch leg are different from those




Fig. 6. Current paths of the proposed leg for each switching state.

 TABLE II  
 CURRENTS IN LIMITING INDUCTORS

Cases	Output current polarities	Currents in limiting inductors				
		$L_{pu}$	$L_{nu}$	$L_{pd}$	$L_{nd}$	
1	$i_{ou} > 0, i_{od} > 0$	$i_{ou} + i_{od}$	$i_{od}$	$i_{od}$	0	
2	$i_{ou} < 0, i_{od} < 0$	0	$-i_{ou}$	$-i_{ou}$	$-i_{ou} - i_{od}$	
3	$i_{ou} > 0, i_{od} < 0$	$i_{ou}$	0	0	$-i_{od}$	
4(a)	$i_{ou} < 0, i_{od} > 0$	$(i_{ou} + i_{od}) > 0$	$i_{ou} + i_{od}$	$i_{od}$	$i_{od}$	0
4(b)		$(i_{ou} + i_{od}) < 0$	0	$-i_{ou}$	$-i_{ou}$	$-i_{ou} - i_{od}$

of conventional one since inductor current cannot change immediately. Fig. 6 shows the current paths for each switching state. In Fig. 6, for the sake of simplicity, the currents in limiting inductors are assumed to be a fixed value during a switching period.

For example, let us consider the case when the two output currents are positive. Begin with the switching state P [110], the switch  $S_1$  and the inductor  $L_{pu}$  conduct the total output currents ( $i_{ou} + i_{od}$ ), whereas the switch  $S_2$  and inductors  $L_{nu}$ ,  $L_{pd}$  conduct the lower output current ( $i_{od}$ ), as shown in mode 01 of Fig. 6. In this case, the inductor  $L_{nd}$  does not conduct any currents. Thus, the  $i_{c1}$  and  $i_{c2}$  are zero.

Changing to the switching state Z [101], the current ( $i_{nu} = i_{od}$ ) in  $L_{nu}$  freewheels through the loop of  $L_{nu} - D_1 - S_1 - L_{pu}$ . Thus,  $S_1$  and  $L_{pu}$  still conduct the total output currents ( $i_{ou} + i_{od}$ ), the  $i_{c1}$  is  $i_{nu}$ . While the lower output current ( $i_{od}$ ) freewheels through  $D_3$  and  $L_{pd}$  as shown in mode 02, the  $i_{c2}$  is zero.

Changing to switching state N [011], the current ( $i_{pu} = i_{ou} + i_{od}$ ) in  $L_{pu}$  freewheels through  $S_3$  and  $D_2$ , whereas  $S_2$  and

inductors  $L_{pd}$  and  $L_{nu}$  conduct the lower output current, as shown in mode 03. The  $i_{c1}$  and  $i_{c2}$  are zero.

Other modes in Fig. 6 clarify how output currents flowing inside the proposed leg for the remained cases when output currents are both negative or have different polarities. Totally, there are 18 modes of six cases for three switching sates. As can be seen in Fig. 6, the  $i_{c1}$  only appears in modes 02 and 14, the  $i_{c2}$  only appears in modes 05 and 17.

The currents in semiconductor devices and limiting inductors are listed in Tables II and III, respectively.

### C. Reverse Recovery Issues

In conventional dual-buck two-switch leg in Fig. 2(b), the body diodes of MOSFETs do not have a chance to conduct owing to the unidirectional currents in limiting inductors [21]. Obviously, there is no reverse recovery problems. However, in the proposed dual-buck three-switch leg, the body diode of  $S_1$  may conducts in modes 04, 10, and 16 for the switching state P [110]; the body diode of  $S_3$  may conducts in modes 03, 09, and 15 for the switching state N [011], as can be seen Fig. 6. In these cases, when  $S_1$  or  $S_3$  is forced to be turned OFF, the reverse recovery process occurs.

To assess the reverse recovery problem, the transitions between these modes to other modes are considered. First, when the switching state changes from P [110] or N [011] to Z [101], the switches  $S_1$  and  $S_3$ , respectively, are maintained being turned ON. Therefore, the reverse recovery does not occur in this case. Second, when the switching state changes between P [110] and N [011], for example, from mode 03 to mode 01 in

TABLE III  
CURRENTS IN SEMICONDUCTOR DEVICES

Output current polarities	Currents in semiconductor devices											
	P [110]				Z [101]				N [011]			
	S <sub>1</sub>	D <sub>1</sub>	S <sub>2</sub>	D <sub>2</sub>	S <sub>1</sub>	D <sub>1</sub>	S <sub>3</sub>	D <sub>3</sub>	S <sub>2</sub>	D <sub>2</sub>	S <sub>3</sub>	D <sub>3</sub>
$i_{ou} > 0, i_{od} > 0$	$i_{ou} + i_{od}$	0	$i_{od}$	0	$i_{ou} + i_{od}$	$i_{od}$	0	$i_{od}$	$i_{od}$	$i_{ou} + i_{od}$	$-i_{ou} - i_{od}^*$	0
$i_{ou} < 0, i_{od} < 0$	$i_{ou} + i_{od}^*$	0	$-i_{ou}$	$-i_{ou} - i_{od}$	0	$-i_{ou}$	$-i_{ou} - i_{od}$	$-i_{ou}$	$-i_{ou}$	0	$-i_{ou} - i_{od}$	0
$i_{ou} > 0, i_{od} < 0$	$i_{ou} + i_{od}$	0	0	$-i_{od}$	$i_{ou}$	0	$-i_{od}$	0	0	$i_{ou}$	$-i_{ou} - i_{od}^*$	0
$i_{ou} < 0, i_{od} > 0$	$i_{ou} + i_{od}^*$	0	0	$-i_{od}$	$i_{ou}$	0	$-i_{od}$	0	0	$i_{ou}$	$-i_{ou} - i_{od}$	0
$i_{ou} > 0, i_{od} > 0$	$i_{ou} + i_{od}$	0	$i_{od}$	0	$i_{ou} + i_{od}$	$i_{od}$	0	$i_{od}$	$i_{od}$	$i_{ou} + i_{od}$	$-i_{ou} - i_{od}^*$	0
$i_{ou} < 0, i_{od} < 0$	$i_{ou} + i_{od}^*$	0	$-i_{ou}$	$-i_{ou} - i_{od}$	0	$-i_{ou}$	$-i_{ou} - i_{od}$	$-i_{ou}$	$-i_{ou}$	0	$-i_{ou} - i_{od}$	0

\* The current may flow through the body diodes of MOSFETs

Fig. 6, the  $S_3$  is first turned OFF. Then, during  $0.2 \mu\text{s}$  deadtime, its body diode conducts the current. When the  $S_1$  is turned ON, the body diode of  $S_3$  is forced to turned OFF and thus requires a reverse current to recombine the charge stored during its conduction time. Fortunately, during this transition, the diode  $D_2$  is being forward biased. Hence, it prevents occurring of the shoot through. The reverse current should flow through the limiting inductors.

In comparison with the conventional three-switch leg configuration in Fig. 1, the reverse current in the diode recovery process flows through the turned ON switches in a low-impedance path. Therefore, this results in overshoot, especially when the dc-voltage is high. Since the proposed leg does not possess any low-impedance paths, there is no overshoot concerns.

#### D. Limiting Inductor Design

As mentioned in [21], to reduce the total inductance or in the case of motor drives where the filter inductor is not necessary, the limiting inductors should be designed only for the protection against abnormal operating conditions such that the protection circuit has sufficient time to shut down the system before the shoot-through current reaches the threshold value.

There are four limiting inductors in the shoot-through path; hence, the inductance value of each inductor can be reduced by half while retaining the same slope of the shoot-through current compared with a dual-buck two-switch phase leg.

### IV. SINGLE-PHASE SIX-SWITCH DUAL-OUTPUT INVERTER

#### A. Switching Modes

Fig. 7(a) shows the configuration of a single-phase six-switch dual-output inverter, which consists of two proposed legs. The three-phase inverter can also be obtained by using three proposed legs, as shown in Fig. 7(b). According to the three switch states (P, Z, N) of each phase leg, the proposed inverter has nine switching modes (PP, ZZ, NN, PN, PZ, ZP, ZN, NP, and NZ). The upper and lower circuits of the proposed inverter can be considered independently as the two equivalent circuits shown in Fig. 8. The switching voltages ( $v_u$ ,  $v_d$ ) in each equivalent circuit are determined based on the switching modes depicted in Table IV.

For simplicity, the operation of the proposed leg can be considered the same as that of the conventional dual-output inverter with an additional limiting inductor ( $L_c$ ). The output current




Fig. 7. Proposed dual-output inverters. (a) Single phase. (b) Three phase.

ripples can be derived from the equivalent circuits in Fig. 8 as follows:

$$\Delta i_{oi} = \frac{(V_{dc} - v_{oi}) D_i T_s}{L_c + L_{oi}}; i = u \text{ or } d. \quad (3)$$

The current ripples ( $\Delta i_{ou}$  and  $\Delta i_{od}$ ) of the limiting inductors should be half of the output currents when they are continuous

$$\Delta i_{pi} = \Delta i_{ni} = 0.5 \Delta i_{oi} \quad (4)$$

where  $i$  refers to the upper ( $u$ ) or lower ( $d$ ) output;  $D_i$  is the time ratio of  $v_i = V_{dc}$ ;  $L_c$  is the equivalent limiting inductor;  $L_{oi}$  and  $C_{oi}$  are the filtering inductor and capacitor of the output, respectively; and  $T_s$  is the switching period.




Fig. 8. Equivalent circuits of the proposed single-phase inverter. (a) Upper output. (b) Lower output.

TABLE IV  
SWITCHING MODES OF THE PROPOSED INVERTER

Switching voltage	Switching modes								
	PP	ZZ	NN	PN	PZ	ZP	ZN	NP	NZ
$v_u$	0	0	0	$V_{dc}$	0	0	$V_{dc}$	$-V_{dc}$	$-V_{dc}$
$v_d$	0	0	0	$V_{dc}$	$V_{dc}$	$-V_{dc}$	0	$-V_{dc}$	0

### B. Carrier-Based PWM With Offset Functions

The sinusoidal references which are transferred to the scale of [0; 1] can be expressed as follows:

$$\begin{cases} v_{Au} = 0.5 + 0.5m_u \sin(2\pi f_u t) \\ v_{Bu} = 0.5 + 0.5m_u \sin(2\pi f_u t + \pi) \end{cases} \quad (5)$$

$$\begin{cases} v_{Rd} = 0.5 + 0.5m_d \sin(2\pi f_d t) \\ v_{Sd} = 0.5 + 0.5m_d \sin(2\pi f_d t + \pi) \end{cases} \quad (6)$$

where  $v_{Au}$  and  $v_{Bu}$  are the modulating references for upper terminals (A and B), while  $v_{Rd}$  and  $v_{Sd}$  are the modulating references for lower terminals (R and S) of the first and second legs, respectively. Hence, the references for the upper and lower ac outputs ( $v_{AB}^{ref}$  and  $v_{RS}^{ref}$ ) can be determined as

$$\begin{aligned} v_{AB}^{ref} &= v_{Au} - v_{Bu} = m_u \sin(2\pi f_u t) \\ v_{RS}^{ref} &= v_{Rd} - v_{Sd} = m_d \sin(2\pi f_d t). \end{aligned} \quad (7)$$

According to the control constraint of the three-switch leg, the upper reference is always larger or equal to the lower reference ( $v_{Au} \geq v_{Rd}$ ,  $v_{Bu} \geq v_{Sd}$ ). To ensure this condition, a positive offset function ( $v_{offu}$ ) is added to the upper references, whereas a negative offset function ( $v_{offd}$ ) is added to the lower references. The boundaries of the offset functions are expressed as follows:

$$1 - \max_u \geq v_{offu} \geq v_{offd} \geq -\min_d \quad (8)$$

where  $\max_u = \max(v_{Au}, v_{Bu})$  and  $\min_d = \min(v_{Rd}, v_{Sd})$ . The value of  $v_{off,max} = 1 - \max_u$  and  $v_{off,min} = -\min_d$  represents the maximum and minimum offsets, respectively. The discontinuous PWM methods that reduce the switching loss can be achieved by adding the maximum offset ( $v_{off,max}$ ) to the upper references and the minimum offset ( $v_{off,min}$ ) to the lower references. The gate drive signal generation scheme of switches  $S_1$ – $S_6$  is shown in Fig. 9.




Fig. 9. Gate signal generation scheme with offset functions.




Fig. 10. Prototype photo of the proposed leg.

TABLE V  
EXPERIMENTAL PARAMETERS

Input voltage ( $V_{dc}$ )	400 V
Switching frequency ( $f_{sw}$ )	30 kHz
MOSFET (S)	47N60CFD
Diode (D)	RHRG3060
Limiting inductors ( $L_c$ )	0.2 mH
Filter inductors ( $L_{oi}$ )	0.74 mH
Filter capacitors ( $C_{oi}$ )	6 $\mu$ F

## V. EXPERIMENTAL RESULTS

A 3.5-kW prototype of a single-phase six-switch dual-output inverter was built and tested. Fig. 10 shows the prototype photo of the proposed leg. The experimental parameters are shown in Table V. In the CF mode, two outputs are modulated using the additional offsets  $\pm 0.06$  with the modulation indices ( $m_u = 0.6$ ,  $m_d = 0.8$ ), respectively, at same fundamental frequencies of 60 Hz, whereas in the DF mode, the modulation indices ( $m_u = 0.4$ ,  $m_d = 0.45$ ) and the additional offsets  $\pm 0.25$  are used, the fundamental frequency of upper and lower outputs are 60 Hz and 120 Hz, respectively.




Fig. 11. Output voltages and currents in (a) CF and (b) DF modes.




Fig. 12. Limiting inductor currents in (a) DF and (b) CF modes.

#### A. Resistive Loads

First, two outputs are connected to the resistive loads of  $35\ \Omega$ . Fig. 11 shows the output voltage and current waveforms in CF and DF modes. The currents in the limiting inductors ( $L_{pu}$ ,  $L_{nu}$ ,  $L_{nd}$ ,  $L_{pd}$ ) in each mode are shown in Fig. 12. As can be seen in the figures, the two outputs can operate independently either at the same or different frequencies; the currents in limiting inductors are the same as analyzed in Table III.

#### B. Inductive, Capacitive, and Nonlinear Loads

Second, experiments are conducted with the inductive load ( $R = 35\ \Omega$  and  $L = 50\ \text{mH}$  in series) and the capacitive load




Fig. 13. Output voltages and currents of RL and RC loads in (a) CF and (b) DF modes.




Fig. 14. Limiting inductor currents of RL and RC loads in (a) CF and (b) DF modes.

( $R = 35\ \Omega$  and  $C = 200\ \mu\text{F}$  in series) connected to the upper and lower outputs, respectively. Fig. 13 shows the output voltage and current waveforms obtained at CF and DF modes, respectively. The currents in the limiting inductors of this test are also shown in Fig. 14.

Next, a nonlinear load that consists of a diode bridge rectifier followed by a capacitor of  $560\ \mu\text{F}$  and a load resistance of  $100\ \Omega$  is connected to the lower output, whereas the upper one feeds to the resistive load of  $35\ \Omega$ . Fig. 15 shows the output voltage and current waveforms obtained at CF and DF modes.

The currents in the limiting inductors are also shown in Fig. 16. As shown, the independency is ensured under either




Fig. 15. Output voltages and currents of the resistive and nonlinear loads in (a) CF and (b) DF modes.




Fig. 16. Limiting inductor currents of the resistive and nonlinear loads in (a) CF and (b) DF modes.

the difference in power factor of two outputs or the nonlinear operation.

### C. Step-Load Response

Experiments for the transient response are conducted with the resistive loads. Fig. 17(a) shows the step-load response when only the lower load changed from no load to  $35\ \Omega$  at CF mode, whereas Fig. 17(b) shows the transient response when both




Fig. 17. Step-load responses of output voltages and currents in (a) CF and (b) DF mode.

upper and lower loads changed from no load to  $35\ \Omega$  at DF mode. Notably, the responses of two outputs are decoupled, i.e., they do not affect each other.

### D. Efficiency Comparison

The efficiencies are first compared between DF and CF modes with both continuous and discontinuous, as shown in Fig. 18(a).

Apparently, the discontinuous CB-PWM results in higher efficiency owing to the reduction of switching loss. The DF mode also gain higher efficiency conversion compared with the CF mode owing to only the subtraction of output currents flowing through the components as in cases 3 and 4 listed in Table II. The peak efficiency achieved was 97%.

The efficiency comparison is made between the conventional six-switch inverter [3] and the proposed inverter, as shown in Fig. 18(b). Same as the proposed inverter, the conventional inverter was also built using power MOSFETs. Both inverters are tested under the same parameters as listed in Table V except that the dc-link voltage  $V_{dc}$  is reduced to 250 V and a  $2\ \mu\text{s}$  deadtime interval is added for safe operation. The switching frequency is 30 kHz. The high-voltage and hard commutation of the conventional MOSFET-based six-switch inverter results in significant reverse-recovery loss, the efficiency of the conventional inverter then peaks at only 90.3%. Moreover, the shoot-through which occurs in reverse recovery process severely reduces the converter reliability [27]. However, under the same operating condition, the efficiency of the proposed inverter can achieve more than 95% with high reliability.

The basic features of the conventional dual-output six-switch inverter (6SWI) [3], proposed dual-buck six-switch inverter (DB-6SWI), two separated conventional full-bridge inverters (2FBI), and two separated dual-buck full-bridge inverters (2DB-FBIs) [20] are summarized in Table VI.




Fig. 18. Efficiency comparison.

TABLE VI  
COMPARISON OF SEPARATED FULL-BRIDGE AND SIX-SWITCH INVERTERS

Parameters	Inverters			
	6SWI	DB-6SWI	2FBIs	2DB-FBIs
No. of switches	6	6	8	8
No. of external diodes	–	6	–	8
No. of limiting inductors	–	8	–	8
Maximum modulation index at DF mode	0.5	0.5	1	1
Shoot-through possibility	yes	no	yes	no
Reverse recovery problem on MOSFET's body diode	yes	no	yes	no
Switch for high-voltage hard-commutation	IGBT	MOSFET	IGBT	MOSFET
Switching frequency	low	high	low	high
Efficiency	low	high	low	high

## VI. CONCLUSION

In this paper, a novel dual-buck-based three-switch leg is proposed as an alternative to the conventional three-switch leg for the aforementioned power converters. Same as the many recently developed dual-buck converters, system reliability in the proposed converter is greatly enhanced owing to no shoot-through worries in the proposed leg. The single-phase six-switch

dual-output inverter is implemented as a typical application. It can supply independently two single-phase motors or other ac loads. Experimental results and efficiency comparison agree with the theoretical analysis.

## REFERENCES

- [1] G. T. Kim and T. A. Lipo, "VSI-PWM rectifier/inverter system with a reduced switch count," *IEEE Trans. Ind. Appl.*, vol. 32, no. 6, pp. 1331–1337, Nov./Dec. 1996.
- [2] C. B. Jacobina, I. S. de Freitas, E. R. C. da Silva, A. M. N. Lima, and R. L. D. A. Ribeiro, "Reduced switch count dc-link ac-ac five-leg converter," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1301–1310, Sep. 2006.
- [3] A. Fatemi, M. Azizi, M. Mohamadian, A. Y. Varjani, and M. Shahparasti, "Single-phase dual-output inverters with three-switch-legs," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1769–1779, May 2013.
- [4] F. Blaabjerg, P. C. Loh, and Z. Quin, "Modulation schemes with enhanced switch thermal distribution for single-phase AC–DC–AC reduced-switch converters," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3302–3313, Apr. 2016.
- [5] C. Liu, B. Wu, N. R. Zargari, D. Xu, and J. Wang, "A novel three-phase three-leg ac/ac converter using nine IGBTs," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1151–1160, May 2009.
- [6] F. Gao, L. Zhang, D. Li, P. C. Loh, Y. Tang, and H. Gao, "Optimal pulsewidth modulation of nine-switch converter," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2331–2343, Sep. 2010.
- [7] S. M. Dehghan, M. Mohamadian, A. Yazdian, and F. Ashrafzadeh, "A dual-input-dual-output Z-source inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 360–368, Feb. 2010.
- [8] X. Liu, P. Wang, P. C. Loh, and F. Blaabjerg, "A compact three-phase single-input/dual-output matrix converter," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 6–16, Jan. 2012.
- [9] N. P. Soe, D. M. Vilathgamuwa, and K.-S. Low, "Doubly fed induction generator for wind energy generation using nine-switch power converter," in *Proc. 2011 37th Annu. Conf. Ind. Electron. Soc.*, Nov. 7–10, 2011, pp. 3608–3613.
- [10] E. C. dos Santos, C. B. Jacobina, and O. I. da Silva, "Six-phase machine drive system with nine-switch converter," in *Proc. 2011 IEEE 37th Annu. Conf. Ind. Electron. Soc.*, Nov. 7–10, 2011, pp. 4204–4209.
- [11] L. Zhang, P. Chiang Loh, and F. Gao, "An integrated nine-switch power conditioner for power quality enhancement and voltage sag mitigation," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1177–1190, Mar. 2012.
- [12] Z. Qin, P. C. Loh, and F. Blaabjerg, "Power loss benchmark of nine-switch converters in three-phase online-ups application," in *Proc. Conf. Rec. IEEE Energy Convers. Congr. Expo.*, 2014, pp. 1180–1187.
- [13] P. C. Loh, L. Zhang, and F. Gao, "Compact integrated energy systems for distributed generation," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1492–1502, Apr. 2013.
- [14] M. Azizi, M. Mohamadian, and R. Beiranvand, "A new family of multi-input converters based on three switches leg," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 6812–6822, Nov. 2016.
- [15] S. Liang, X. Lu, R. Chen, Y. Liu, S. Zhang, and F. Z. Peng, "A solid state variable capacitor with minimum DC capacitance," in *Proc. Appl. Power Electron. Conf.*, 2014, pp. 3496–3501.
- [16] L. Chen and F. Z. Peng, "Dead-time elimination for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 574–580, Mar. 2008.
- [17] L. Ben Brahim, "On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive," *IEEE Trans. Ind. Electron.*, vol. 51, no. 5, pp. 1113–1118, Oct. 2004.
- [18] N. R. Zargari, P. D. Ziogas, and G. Joos, "A two switch high performance current regulated DC/AC converter module," in *Proc. Conf. Rec. Ind. Appl. Soc. Annu. Meet.*, 1990, pp. 929–934.
- [19] G. R. Stanley and K. M. Bradshaw, "Precision DC-to-AC power conversion by optimization of the output current waveform—The half bridge revisited," *IEEE Trans. Power Electron.*, vol. 14, no. 2, pp. 372–380, Mar. 1999.
- [20] Z. Yao, L. Xiao, and Y. Yan, "Dual-buck full-bridge inverter with hysteresis current control," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3153–3160, Aug. 2009.
- [21] P. Sun, C. Liu, J. S. Lai, C. L. Chen, and N. Kees, "Three-phase dual-buck inverter with unified pulse width modulation," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1159–1167, Mar. 2012.

[22] S. Peng-wei, L. Chuang, and L. Jih-Sheng, "Cascade dual buck inverter with phase-shift control," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 2067–2077, Apr. 2012.

[23] H. Shin, H. Cha, H. Kim, and D. Yoo, "Novel single-phase PWM AC-AC converters solving commutation problem using switching cell structure and coupled inductor," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2137–2147, Apr. 2015.

[24] A. A. Khan, H. Cha, and H. Kim, "Three-phase three-limb coupled inductor for three-phase direct PWM AC-AC converters solving commutation problem," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 189–201, Jan. 2016.

[25] A. Khan, H. Cha, and H. Ahmed, "An improved single-phase direct PWM inverting buck-boost AC-AC converter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 9, pp. 5384–5393, Sep. 2016.

[26] A. A. Khan, H. Cha, and H. Ahmed, "High efficiency single-phase AC-AC converters without commutation problem," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5655–5665, Aug. 2016.

[27] A. Huang, "Hard commutation of power MOSFET OptiMOS FD 200 V/250 V," Infineon, Neubiberg, Germany, Appl. Note AN201403, Mar. 2014, pp. 1–13.



**Bang Le-Huy Nguyen** received the B.S. and M.S. degrees in electrical and electronics engineering from Bach Khoa University, Ho Chi Minh City, Vietnam, in 2010 and 2013, respectively. He is currently working toward the Ph.D. degree in the School of Energy Engineering, Kyungpook National University, Daegu, South Korea.

In 2015, he was with the School of Engineering, Eastern International University, Binh Duong New City, Vietnam, as a Lecturer. His current research interests include power converter topology, integrated

magnetic design and control for power converters, and renewable energy systems.



**Honnyong Cha** (S'08–M'10) received the B.S. and M.S. degrees in electronics engineering from Kyungpook National University, Daegu, South Korea, in 1999 and 2001, respectively, and the Ph.D. degree in electrical engineering from Michigan State University, East Lansing, MI, USA, in 2009.

From 2001 to 2003, he was a Research Engineer with the Power System Technology Company, An-san, South Korea. From 2010 to 2011, he was a Senior Researcher at the Korea Electrotechnology Research Institute (KERI), Changwon, South Korea.

In 2011, he joined the School of Energy Engineering, Kyungpook National University. In 2017, he was with the Future Energy Electronics Center, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, as a Visiting Scholar. His current research interests include high-power dc-dc converters, dc-ac inverters, Z-source inverters, and power conversion for electric vehicles and wind power generation.



**Heung-Geun Kim** (S'82–M'88–SM'12) was born in South Korea in 1956. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1980, 1982, and 1988, respectively.

Since 1984, he has been with the Department of Electrical Engineering, Kyungpook National University, Daegu, South Korea, where he is currently a Full Professor and the Director of the Microgrid Research Center. He was a Visiting Scholar with the Department of Electrical and Computer Engineering,

University of Wisconsin-Madison, from 1990 to 1991, and with the Department of Electrical Engineering, Michigan State University, USA, from 2006 to 2007. His current research interests include ac machine control, PV power generation, and microgrid system.