

A Series Diode Method of Suppressing Parasitic Oscillation for Boost PFC Converter Operated in Discontinuous Conduction Mode

Qiang Li, Kai Yao , Member, IEEE, Junchao Song, Hairui Xu, and Yehua Han

Abstract—When a boost power factor correction converter operates in a discontinuous conduction mode, the nonzero characteristic of the average current in oscillation period and the initial value of the inductor current in a switching cycle are the main cause of the influence of the parasitic parameters on input current distortion. The effect of parasitic parameters oscillation is analyzed in detail, and a new method of series diode is proposed, which can effectively decrease the input current distortion and improve the power factor. Selection principles of series diode are given. Experimental results verify the correctness and the feasibility of the theoretical analysis.

Index Terms—Discontinuous conduction mode (DCM), parasitic oscillation suppression, power factor correction (PFC), series diode (SD).

I. INTRODUCTION

POWER FACTOR CORRECTION (PFC) converters have been widely used in power electronic devices because of its significant improvement in input current distortion and input power factor [1]–[15]. Among many topologies, boost circuit has the advantages of small input current ripple, high output voltage, simple structure, and high reliability, which is commonly used in PFC circuits.

The inductor current of the DCM boost PFC converter fully operates in the discontinuous conduction mode [16]–[22]. Furthermore, the inductor current of a boost PFC converter designed for continuous conduction mode (CCM) will operate fully in DCM when the load lightens to a certain degree. At the same time, the input current distortion is serious, and the stability of the system becomes poor [23]–[31].

The causes of this distortion lies in the poor tracking effect of CCM control algorithm operating on DCM, and the serious parasitic oscillation of the boost circuit [23]. In order to solve

Manuscript received November 8, 2016; revised December 31, 2016; accepted January 30, 2017. Date of publication February 13, 2017; date of current version October 6, 2017. This work was supported by the National Natural Science Foundation of China under Grant 51677091, in part by the Excellent Youth Fund Project of Jiangsu Natural Science Foundation under Grant BK20160086, and in part by the Six Talents Peak Project of Jiangsu Province (XNY-033). Recommended for publication by Associate Editor F. J. Azcondo.

The authors are with the School of Automation, Nanjing University of Science and Technology, Nanjing 210094, China (e-mail: chnliqiang@njust.edu.cn; yaokai@njust.edu.cn; songjunchaobest@163.com; 13770736457@163.com; 1913734542@qq.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2017.2668605

the influence caused by this inappropriate control algorithm, many improved control strategies have been proposed [24]–[31], which achieve better control effect. However, due to the effect of the parasitic parameters on the distortion, the amount of the harmonic contents in the input current is still high. In order to analyze the influence of the parasitic oscillation on the input current harmonic, it is necessary to model the oscillation process of the converter. The common method is based on the average current model of the inductor [32]–[34], which is unable to get a precise circuit parameters effect on the input current total harmonic distortion (THD). Therefore, in [35], the equivalent model of the converter is established considering the parasitic parameters, and the influence of the parasitic parameters on the input current distortion is analyzed in detail. In [36] and [37], a detailed investigation into the impact of sneak circuits on the performance of the DCM boost converter is achieved, and the design guidelines for eliminating the sneak circuit phenomena are presented. For suppressing the parasitic oscillation, the RC and RCD snubbers have been proposed, while the loss increases as well [23]. In order to reduce the input current harmonics and lower the effect on the efficiency of the converter at light load, the improved control algorithm of an adaptive switching and frequency is provided in [38] and [39]. In [40] and [41], a valley switching method is analyzed and employed to minimize the switching loss and reduce the input current distortion.

The objective of this paper is to clearly show the oscillation process of a boost PFC converter operated in DCM and then propose a method of suppressing the oscillation so as to improve the THD of the input current. The content of this paper is organized as follows. In Section II, the effect of the parasitic oscillation on the input current distortion is analyzed in detail. A series diode (SD) method to reduce the initial value of the inductor current in each switching cycle and the average value of the inductor current in oscillation period is proposed in Section III. The experimental verification is carried out and the results are presented in Section IV. The conclusion is given in Section V.

II. INFLUENCE OF PARASITIC PARAMETERS ON THE INPUT CURRENT DISTORTION

A boost PFC circuit with the parasitic parameters considered is shown in Fig. 1. The MOSFET is equivalent to an ideal one in parallel with a capacitor C_{oss} and a diode D_{ds} . The freewheeling diode is considered as an ideal one with a junction capacitance




Fig. 1. Boost PFC circuit with the parasitic parameters considered.




Fig. 2. Curves of the critical load power.

C_D in parallel. The boost inductor L is regarded as an ideal one in series with an equivalent resistance R_s .

In order to facilitate the analysis of the effect of parasitic oscillation on the input current, the hypotheses are made as follows: 1) The switching frequency f_s is far greater than the input voltage frequency f_l and the input voltage is considered constant in a switching cycle; 2) The output voltage ripple is much lower than its dc component V_o .

The input voltage is defined as

$$v_{in}(n) = V_m \sin(\omega n T_s) \quad (1)$$

where V_m and ω are the amplitude and angular frequency of the input voltage, respectively. T_s is the switching cycle, n is the number of T_s , and $1 \leq n \leq f_s/f_l$.

Then, the rectified input voltage is

$$v_g(n) = V_m |\sin(\omega n T_s)|. \quad (2)$$

When a CCM boost PFC converter operates at light loads, the critical load power for completely CCM and fully DCM operation is expressed in P_{b1} and P_{b2} , respectively, as follows [26] and [42]:

$$P_{b1} = \frac{V_m^2}{4L f_s} \quad (3a)$$

$$P_{b2} = \frac{V_m^2 (V_o - V_m)}{4L f_s V_o}. \quad (3b)$$

Combining with the circuit parameters given in Section IV, Fig. 2 can be plotted from (3a) and (3b), which shows the critical load power corresponding to a certain input voltage, where

$V_{in,rms}$ is the root mean square (RMS) value of the input voltage. Mixed conduction mode (MCM) means that the converter will operate in CCM around $\pi/2$, and DCM around 0 and π , respectively, during half of an input line cycle.

For DCM operation, when the current drops to zero, the inductor will oscillate with the equivalent parasitic capacitance. At this time, the inductor current i_L does not remain at zero, and the drain source voltage v_{ds} of the switch will not be the output voltage any longer, which presents a nonlinear variation. As the capacitance of C_{in} and C_o is much larger than those of the parasitic capacitor, they can be regarded as a constant voltage source whose influence on the oscillation is ignored. The equivalent boost circuit in the oscillation period is shown in Fig. 3(a). The waveforms of i_L and v_{ds} in a switching cycle are shown in Fig. 4(a).

The KVL and KCL equations for the circuit in Fig. 3(a) are

$$\begin{cases} v_L(t) + R_s i_L(t) + v_{C_D}(t) = v_g(n) - V_o \\ v_{C_{oss}}(t) - v_{C_D}(t) = V_o \\ i_L(t) = i_{C_D}(t) + i_{C_{oss}}(t) \end{cases} \quad (4)$$

where

$$\begin{cases} v_L(t) = L \frac{di_L(t)}{dt} \\ i_{C_{oss}}(t) = C_{oss} \frac{dv_{C_{oss}}(t)}{dt} \\ i_{C_D}(t) = C_D \frac{dv_{C_D}(t)}{dt} \\ v_{C_{oss}}(t) = v_{ds}(t). \end{cases} \quad (5)$$

Based on (4) and (5), the differential equation of the inductor current can be obtained as

$$\begin{aligned} (C_{oss} + C_D) L \cdot \frac{d}{dt} \left(\frac{di_L(t)}{dt} \right) + (C_{oss} + C_D) R_s \cdot \frac{di_L(t)}{dt} \\ + i_L(t) = 0. \end{aligned} \quad (6)$$

Therefore, the expression of general solution for (6) is

$$\begin{aligned} i_L(t) = & \left\{ \begin{aligned} & k_1 \sin \omega_d [t - (n-1)T_s - T_{on} - T_{off}] \\ & + k_2 \cos \omega_d [t - (n-1)T_s - T_{on} - T_{off}] \end{aligned} \right\} \\ & \times e^{-\frac{R_s}{2L} [t - (n-1)T_s - T_{on} - T_{off}]} \end{aligned} \quad (7)$$

$$\omega_d = \sqrt{\frac{1}{L(C_{oss} + C_D)} - \left(\frac{R_s}{2L}\right)^2} = \sqrt{\frac{1}{LC_{eq}} - \left(\frac{R_s}{2L}\right)^2} \quad (8)$$

where k_1 and k_2 are the coefficients, which will be calculated afterward according to the initial conditions, ω_d is the oscillation angle frequency, C_{eq} is the equivalent parasitic capacitance and $C_{eq} = C_{oss} + C_D$.

Two initial conditions can be derived by

$$\begin{cases} i_L|_{t=(n-1)T_s+T_{on}+T_{off}} = 0 \\ v_L|_{t=(n-1)T_s+T_{on}+T_{off}} = v_g - V_o. \end{cases} \quad (9)$$





Fig. 3. Equivalent circuits in the oscillation period.


 Fig. 4. Waveforms of i_L and v_{ds} . (a) $v_g(n) \geq V_b$. (b) $v_g(n) < V_b$.

Therefore, the undetermined coefficients can be obtained as

$$\begin{cases} k_1 = \frac{v_g(n) - V_o}{L\omega_d} \\ k_2 = 0. \end{cases} \quad (10)$$

From (7) and (10), the expression for the inductor current in the oscillation period is

$$i_{L,T_d}(t) = \frac{v_g(n) - V_o}{L\omega_d} e^{-\frac{R_s}{2L}[t-(n-1)T_s - T_{on} - T_{off}]} \times \sin[\omega_d(t - (n-1)T_s - T_{on} - T_{off})] \quad (11)$$

where $(n-1)T_s + T_{on} + T_{off} \leq t \leq nT_s$.

Substituting (11) into (4) and (5), v_{ds} can be calculated as

$$v_{ds,T_d}(t) = v_g(n) - L \frac{di_L(t)}{dt} - R_s i_L(t) = v_g(n) + [V_o - v_g(n)] e^{-\frac{R_s}{2L}[t-(n-1)T_s - T_{on} - T_{off}]} \times \left\{ \begin{aligned} &\cos[\omega_d(t - (n-1)T_s - T_{on} - T_{off})] \\ &+ \frac{R_s}{2L\omega_d} \sin[\omega_d(t - (n-1)T_s - T_{on} - T_{off})] \end{aligned} \right\} \quad (12)$$

where $(n-1)T_s + T_{on} + T_{off} \leq t \leq nT_s$.

Due to effect of the parasitic antiparallel diode on the switch, v_{ds} will be clamped to zero by the diode D_{ds} while it oscillates to zero. Depending on whether v_{ds} can oscillate to zero or not, there are two situations about the inductor current and the

drain source voltage. The cut-off point is the corresponding instantaneous input voltage which enables the minimum value of v_{ds} to be just zero.

According to (12) and Fig. 4(a), the minimum value v_{ds} can be obtained while $\omega_d[t - (n-1)T_s - T_{on} - T_{off}] = \pi$,

$$v_{ds_min}(t) = v_g(n) - [V_o - v_g(n)] e^{-\frac{R_s \pi}{2L\omega_d}}. \quad (13)$$

Letting $v_{ds_min}(t) = 0$, the demarcation point of the input voltage V_b can be solved as

$$V_b = \frac{V_o e^{-\frac{R_s \pi}{2L\omega_d}}}{1 + e^{-\frac{R_s \pi}{2L\omega_d}}}. \quad (14)$$

Formula (14) indicates that V_b is related to $R_s/2L\omega_d$, the greater $R_s/2L\omega_d$ is, the smaller V_b will be, and the greater error between V_b with $R_s = 0$ and that with $R_s > 0$ will be. When $R_s = 0$, the maximum value of V_b equals to $V_o/2$. Generally, in [35], [40], and [42], V_b is considered as $V_o/2$ approximately, due to the reason that the existence of R_s is ignored in the equivalent circuit. Therefore, (14) presents a more accurate expression of V_b .

Fig. 4(a) presents the situation of $v_g(n) \geq V_b$. When $v_g(n) < V_b$, the waveforms of i_L and v_{ds} in a switching period are shown in Fig. 4(b), and the oscillation current can be divided into three stages.

During the first stage T_{d1} , the inductor and the equivalent parasitic capacitor oscillate until v_{ds} drops to zero, and the oscillation process is the same as Fig. 3(a). The expressions of i_{L,T_d1}




Fig. 5. Values of $\omega_d T_{d1}$ and $\omega_d T_{d1,fit}$.

and $v_{ds,Td1}$ are the same as (11) and (12) respectively, where $(n-1)T_s + T_{on} + T_{off} \leq t \leq (n-1)T_s + T_{on} + T_{off} + T_{d1}$.

T_{d1} is the solution of the transcendental equation $v_{ds,Td1}(t) = 0$, and because of the complexity, it should be noted that there is no analytical expression. Hereafter, the following method is proposed.

For the ideal situation of $R_s = 0$, the solution of $v_{ds,Td1}(t) = 0$ is

$$\omega_d T_{d1} |_{R_s=0} = \text{acos} \left(\frac{v_g(n)}{v_g(n) - V_o} \right). \quad (15)$$

When $R_s > 0$, the solution of $\omega_d T_{d1}$ with the variation of $R_s/2L\omega_d$ can be drawn by adopting the software of MathCAD, which is shown in Fig. 5 with the red dash line. The ranges of R_s , C_{eq} and L are defined as 0–100 Ω , 0–1000 pF, and 15 μH –3 mH, respectively, so as to be compliant with the vast majority of boost PFC converters. Therefore, the variation range of $R_s/2L\omega_d$ is 0–0.44.

From Fig. 5, it can be seen that $\omega_d T_{d1}$ is related to the values of both $v_g(n)$ and $R_s/2L\omega_d$. For a certain $R_s/2L\omega_d$, the minimum value of $\omega_d T_{d1}$ occurs at $v_g(n) = 0$, which is increasing with $R_s/2L\omega_d$. On the other hand, for different values of $R_s/2L\omega_d$, $\omega_d T_{d1}$ is always able to reach to the same maximum value at $v_g(n) = V_b$. Therefore, the fitted solution of $\omega_d T_{d1}$ may be found out based on the three conditions: 1) The equation of $\omega_d T_{d1,fit}$ is the same as (15) while $R_s = 0$. 2) While $v_g(n) = 0$, the value of $\omega_d T_{d1,fit}$ increases with the value of $R_s/2L\omega_d$. 3) $\omega_d T_{d1,fit} = \pi$ while $v_g(n) = V_b$.

Let us change the form of (15) and rewritten it as

$$\omega_d T_{d1} |_{R_s=0} = \text{acos} \left(\frac{v_g(n) + \frac{V_o}{2} - \frac{V_o}{2}}{v_g(n) - \frac{V_o}{2} - \frac{V_o}{2}} \right). \quad (16)$$

It should be noted that the cause of the error between the values of $\omega_d T_{d1}$ shown in Fig. 5 and that expressed in (15) is that $R_s = 0$ is presupposed and (14) is approximately regarded as $V_o/2$. Therefore, replacing “ $V_o/2$ ” in (16) with (14) may be the way out for eliminating the error. Taking the aforementioned three conditions into consideration, the only possible form of

replacement is

$$\begin{aligned} \omega_d T_{d1,fit} &= \text{acos} \left(\frac{v_g(n) + \frac{V_o}{2} - V_b}{v_g(n) - \frac{V_o}{2} - V_b} \right) \\ &= \text{acos} \left(\frac{v_g(n) + \frac{V_o}{2} - \frac{V_o e^{-\frac{R_s \pi}{2L\omega_d}}}{1 + e^{-\frac{R_s \pi}{2L\omega_d}}}}{v_g(n) - \frac{V_o}{2} - \frac{V_o e^{-\frac{R_s \pi}{2L\omega_d}}}{1 + e^{-\frac{R_s \pi}{2L\omega_d}}}} \right). \end{aligned} \quad (17)$$

In order to validate the accuracy of the fitted value, (17) is also plotted in Fig. 5 with the blue full line. Obviously, the fitting values of $\omega_d T_{d1,fit}$ agree well with those of the actual solution.

In the second stage T_{d2} , the body diode of the switch conducts. The initial value of v_{ds} is zero. The inductor current flows in the opposite direction and decreases until it reaches zero. Fig. 3(b) shows the equivalent oscillation circuit, and the KVL equation is

$$v_L(t) + R_s i_L(t) = v_g(n). \quad (18)$$

Substituting (17) into (11) and (12), two initial conditions can be derived as

$$\begin{cases} i_L |_{t=(n-1)T_s + T_{on} + T_{off} + T_{d1}} \\ = \frac{v_g(n) - V_o}{L\omega_d} e^{-\frac{R_s}{2L} T_{d1,fit}} \sin \omega_d T_{d1,fit} \\ v_L |_{t=(n-1)T_s + T_{on} + T_{off} + T_{d1}} \\ = \left\{ \begin{aligned} &v_g(n) + [V_o - v_g(n)] e^{-\frac{R_s}{2L} T_{d1,fit}} \\ &\times \left(\cos \omega_d T_{d1,fit} + \frac{R_s}{2L\omega_d} \sin \omega_d T_{d1,fit} \right) \end{aligned} \right\}. \end{cases} \quad (19)$$

Based on (5), (18), and (19), the inductor current $i_{L,Td2}$ and the drain source voltage $v_{ds,Td2}$ can be derived as (20) and (21). The solving process is the same as that of (4)–(12)

$$\begin{aligned} i_{L,Td2}(t) &= \frac{v_g(n)}{R_s} - e^{-\frac{R_s}{L} [t - (n-1)T_s - T_{on} - T_{off} - T_{d1}]} \\ &\times \left[\frac{v_g(n)}{R_s} + \frac{V_o - v_g(n)}{L\omega_d} e^{-\frac{R_s}{2L} T_{d1}} \sin \omega_d T_{d1} \right] \end{aligned} \quad (20)$$

$$v_{ds,Td2}(t) = 0 \quad (21)$$

where $(n-1)T_s + T_{on} + T_{off} + T_{d1} \leq t \leq (n-1)T_s + T_{on} + T_{off} + T_{d1} + T_{d2}$. T_{d2} is the solution of $i_{L,Td2}(t) = 0$, and

$$T_{d2} = -\frac{L}{R_s} \ln \frac{v_g(n)}{v_g(n) + R_s \frac{V_o - v_g(n)}{L\omega_d} e^{-\frac{R_s}{2L} T_{d1}} \sin(\omega_d T_{d1})}. \quad (22)$$

In the third stage T_{d3} , the inductor oscillates with the parasitic capacitance once again until the time when the switch turns ON. The equivalent oscillation circuit is the same as Fig. 3(a) and the solving process is the same as (4)–(12). Similarly, the

expressions of $i_{L,Td3}$ and $v_{ds,Td3}$ are

$$i_{L,Td3}(t) = \frac{v_g(n)}{L\omega_d} e^{-\frac{R_s}{2L}[t-(n-1)T_s-T_{on}-T_{off}-T_{d1}-T_{d2}]} \times \sin[\omega_d(t-(n-1)T_s-T_{on}-T_{off}-T_{d1}-T_{d2})] \quad (23)$$

$$v_{DS,Td3}(t) = v_g(n) - v_g(n) e^{-\frac{R_s}{2L}[t-(n-1)T_s-T_{on}-T_{off}-T_{d1}-T_{d2}]} \times \left\{ \begin{array}{l} \cos\left[\omega_d\left(t-(n-1)T_s-T_{on}\right)\right] \\ + \frac{R_s}{2L\omega_d} \sin\left[\omega_d\left(t-(n-1)T_s-T_{on}\right)\right] \end{array} \right\} \quad (24)$$

where $(n-1)T_s + T_{on} + T_{off} + T_{d1} + T_{d2} \leq t \leq nT_s$.

For DCM operation, when the switch turns ON, the inductor current increases linearly

$$i_{L,T_{on}}(t) = \frac{v_g(n)}{L} [t - (n-1)T_s] + i_{L,initial}(nT_s) \quad (25)$$

where $(n-1)T_s \leq t \leq (n-1)T_s + T_{on}$, $i_{L,initial}(nT_s)$ is the initial value of the inductor current at the n th number of switching cycle, which can be calculated as

$$i_{L,initial}(nT_s) = \begin{cases} \frac{v_g(n-1) - V_o}{L\omega_d} e^{-\frac{R_s}{2L}T_d} \sin\omega_d T_d, & v_g(n-1) \geq V_b \\ \frac{v_g(n-1) - V_o}{L\omega_d} e^{-\frac{R_s}{2L}T_d} \sin\omega_d T_d, & v_g(n-1) < V_b \& T_d \leq T_{d1} \\ \frac{v_g(n-1)}{R_s} - e^{-\frac{R_s}{L}(T_d-T_{d1})} \left[\frac{v_g(n-1)}{R_s} + \frac{V_o - v_g(n-1)}{L\omega_d} e^{-\frac{R_s}{2L}T_{d1}} \sin\omega_d T_{d1} \right], & v_g(n-1) < V_b \& T_{d1} < T_d \leq T_{d1} + T_{d2} \\ \frac{v_g(n-1)}{L\omega_d} e^{-\frac{R_s}{2L}(T_d-T_{d1}-T_{d2})} \sin\omega_d (T_d - T_{d1} - T_{d2}), & v_g(n-1) < V_b \& T_d > T_{d1} + T_{d2}. \end{cases} \quad (26)$$

When the switch turns OFF, the inductor current decreases linearly

$$i_{L,T_{off}}(t) = i_{L,T_{on}}((n-1)T_s + T_{on}) - \frac{V_o - v_g(n)}{L} [t - (n-1)T_s - T_{on}] \quad (27)$$

where $(n-1)T_s + T_{on} \leq t \leq (n-1)T_s + T_{on} + T_{off}$, and

$$T_{off} = \frac{L}{V_o - v_g(n)} i_{L,T_{on}}((n-1)T_s + T_{on}). \quad (28)$$




Fig. 6. Theoretical waveform of inductor current.




Fig. 7. Theoretical waveforms of input current.

Therefore, the average current in a switching cycle can be expressed as

$$i_{in}(t) = \begin{cases} \frac{1}{T_s} \left[\int_{(n-1)T_s}^{(n-1)T_s+T_{on}} i_{L,T_{on}}(t) dt + \int_{(n-1)T_s+T_{on}}^{(n-1)T_s+T_{on}+T_{off}} i_{L,T_{off}}(t) dt + \int_{(n-1)T_s+T_{on}+T_{off}}^{nT_s} i_{L,T_d}(t) dt \right], & v_g(n) \geq V_b \\ \frac{1}{T_s} \left[\int_{(n-1)T_s}^{(n-1)T_s+T_{on}} i_{L,T_{on}}(t) dt + \int_{(n-1)T_s+T_{on}}^{(n-1)T_s+T_{on}+T_{off}} i_{L,T_{off}}(t) dt + \int_{(n-1)T_s+T_{on}+T_{off}}^{nT_s+T_{on}+T_{off}+T_{d1}} i_{L,T_{d1}}(t) dt + \int_{nT_s+T_{on}+T_{off}+T_{d1}}^{nT_s+T_{on}+T_{off}+T_{d1}+T_{d2}} i_{L,T_{d2}}(t) dt + \int_{nT_s+T_{on}+T_{off}+T_{d1}+T_{d2}}^{nT_s} i_{L,T_{d3}}(t) dt \right], & v_g(n) < V_b. \end{cases} \quad (29)$$

Based on the above analysis, the theoretical waveforms of the inductor current and input current in a half line cycle can be drawn in Figs. 6 and 7, where i_{ideal} is the ideal input current.

It can be seen that the input current is distorted seriously due to the oscillation.

Fig. 4 demonstrates that if the average value in oscillation period and the initial value in a switching cycle of the inductor current are equal to zero, the inductor current will not be disturbed, so the distortion of input current can be eliminated. The average current in the oscillation period can be calculated as

$$i_{L,T_d,ave}(t) = \begin{cases} \frac{1}{T_s} \int_{(n-1)T_s+T_{on}+T_{off}}^{nT_s} i_{L,T_d}(t) dt, & v_g(n) \geq V_b \\ \frac{1}{T_s} \left[\begin{aligned} & \int_{(n-1)T_s+T_{on}+T_{off}}^{nT_s+T_{on}+T_{off}+T_{d1}} i_{L,T_{d1}}(t) dt \\ & + \int_{nT_s+T_{on}+T_{off}+T_{d1}+T_{d2}}^{nT_s+T_{on}+T_{off}+T_{d1}+T_{d2}} i_{L,T_{d2}}(t) dt \\ & + \int_{nT_s+T_{on}+T_{off}+T_{d1}+T_{d2}}^{nT_s} i_{L,T_{d3}}(t) dt \end{aligned} \right], & v_g(n) < V_b \end{cases} \quad (30)$$

Generally, when a converter is designed, the main parameters are determined, and only the parasitic capacitance of the circuit is uncertain, which determines the distortion degree of the input current. Therefore, according to (26) and (30), the waveforms of $i_{L,initial}(nT_s)$ and $i_{T_d,ave}$ in a half line cycle can be plotted in Figs. 8 and 9. Obviously, the smaller value of C_{eq} results in smaller values of $i_{L,initial}(nT_s)$ and $i_{L,T_d,ave}$. Usually, the order of magnitude for oscillation frequency is about megahertz, and the equivalent resistance at such a high frequency is much higher than its dc resistance. The exact value of the resistance is related to the design and fabrication of the inductor, which depends on the power, the input voltage range, required power density, and other specifications of the converter. Here, 10, 50, 100 Ω are taken as examples for the analysis in Figs. 8 and 9.

III. SERIES DIODE METHOD FOR OSCILLATION SUPPRESSION

In conclusion, the smaller the parasitic capacitance in oscillation period, the smaller the effect on the input current distortion. Among the commonly used power components, the parasitic capacitance of the diodes is relatively small, and also due to its simplicity, a diode can be introduced into the circuit so as to reduce the equivalent capacitance. From Fig. 3(a), it can be seen that if the diode is connected in series in the oscillating circuit, the equivalent parasitic capacitance can be reduced. Obviously,

C_{eq} can be reduced maximally while the diode is connected in series with the inductor.

The boost circuit with SD is shown in Fig. 10(a), and its equivalent oscillation circuit is plotted in Fig. 10(b). C_{DL} is the junction capacitance of the series diode D_L .

In Fig. 10(b), C'_{eq} can be calculated as

$$C'_{eq} = \frac{(C_{oss} + C_D) C_{DL}}{C_{oss} + C_D + C_{DL}}. \quad (31)$$

Equation (31) indicates that C'_{eq} is less than C_{DL} , therefore, if C_{DL} is small enough, C'_{eq} is small enough.

Apparently, D_L is always conductive during the period of T_{on} and T_{off} . In the rest time of T_s , the inductor will oscillate with the equivalent parasitic capacitance. The derivation process of the






Fig. 8. Values of $i_{L,initial}(nT_s)$ with different R_s and C_{eq} . (a) $R_s = 10 \Omega$. (b) $R_s = 50 \Omega$. (c) $R_s = 100 \Omega$.

inductor current i'_{L,T_d} is the same as (4)–(12), and the expression is


$$i'_{L,T_d}(t) = \frac{v_g(n) - V_o}{L\omega'_d} e^{-\frac{R_s}{2L}[t-(n-1)T_s-T_{on}-T_{off}]} \times \sin[\omega'_d(t - (n-1)T_s - T_{on} - T_{off})] \quad (32)$$



(a)



(b)




(c)

Fig. 9. Values of $i_{L,T_d,ave}$ with different R_s and C_{eq} . (a) $R_s = 10 \Omega$. (b) $R_s = 50 \Omega$. (c) $R_s = 100 \Omega$.


where

$$\omega'_d = \sqrt{\frac{1}{LC'_{eq}} - \left(\frac{R_s}{2L}\right)^2}. \quad (33)$$

The time instant of $(n-1)T_s + T_{on} + T_{off}$ is the initial time of oscillation period, when the diode D_L has just turned OFF, so



(a)



(b)

Fig. 10. Boost circuit with SD and its equivalent oscillation circuit. (a) Boost circuit with SD. (b) Equivalent oscillation circuit with SD.




Fig. 11. Theoretical waveforms of i'_{L,T_d} and v'_{ds,T_d} .

the voltage on C_{DL} equalsto zero. Therefore, the voltage upon C_{DL} in oscillation period can be expressed as

$$\begin{aligned} v_{D_L,T_d}(t) &= \frac{1}{C_{D_L}} \int_{(n-1)T_s + T_{on} + T_{off}}^{nT_s} i'_{L,T_d}(t) dt \\ &= \frac{[V_o - v_g(n)] (C_{oss} + C_D)}{2L\omega'_d (C_{oss} + C_D + C_{D_L})} \\ &\quad \times \left\{ \begin{aligned} &R_s e^{-\frac{R_s}{2L}[t-(n-1)T_s - T_{on} - T_{off}]} \\ &\sin \left[\omega'_d \left(\begin{aligned} &t - (n-1)T_s \\ &-T_{on} - T_{off} \end{aligned} \right) \right] \\ &+ 2L\omega'_d e^{-\frac{R_s}{2L}[t-(n-1)T_s - T_{on} - T_{off}]} \\ &\cos \left[\omega'_d \left(\begin{aligned} &t - (n-1)T_s \\ &-T_{on} - T_{off} \end{aligned} \right) \right] \\ &- 2L\omega'_d \end{aligned} \right\}. \quad (34) \end{aligned}$$




Fig. 12. Waveform of the initial value of the inductor current with SD.




Fig. 13. Waveform of the average value of the inductor current in oscillation period with SD.




Fig. 14. Theoretical waveform of inductor current with SD.

The drain source voltage can be calculated as

$$\begin{aligned} v'_{ds.T_d}(t) &= v_g(n) - L \frac{di'_{L.T_d}(t)}{dt} - R_s i'_{L.T_d}(t) - v_{D_L.T_d}(t) \\ &= \frac{(C_{oss} + C_D) V_o + C_{D_L} v_g(n)}{C_{oss} + C_D + C_{D_L}} + \frac{V_o - v_g(n)}{\omega'_d} \end{aligned}$$




Fig. 15. Theoretical waveforms of input current with SD.





Fig. 16. Theoretical improvements of THD at 220 VAC.

Fig. 17. Theoretical improvements of THD while $P_o = 30$ W.

$$\begin{aligned} &\times \frac{2(C_{oss} + C_D) + C_{D_L}}{C_{oss} + C_D + C_{D_L}} e^{-\frac{R_s}{2L}[t-(n-1)T_s - T_{on} - T_{off}]} \\ &\times \left\{ \begin{aligned} &\omega'_d \cos[\omega'_d(t - (n-1)T_s - T_{on} - T_{off})] \\ &+ \frac{R_s}{2L} \sin[\omega'_d(t - (n-1)T_s - T_{on} - T_{off})] \end{aligned} \right\}. \quad (35) \end{aligned}$$




 Fig. 18. Theoretical waveform of v_{DL} .

 Fig. 19. Relationship between $v_{DL,pk}$ and C_{DL} .

 TABLE I
 REVERSE PEAK VOLTAGE OF SERIES DIODE

C_{DL}	1 pF	10 pF	20 pF	30 pF
$v_{DL,pk}$	795 V	759 V	724 V	692 V

Through the differential calculus, the minimum value of (35) in a switching cycle can be obtained while $\omega'_d [t - (n-1)T_s - T_{on} - T_{off}] = \pi$, which is

$$v'_{ds,T_d-\min_s}(t) = v_g(n) \left(1 + e^{-\frac{R_s \pi}{2L\omega'_d}} \right) \frac{C_{DL}}{C_{oss} + C_D + C_{DL}} + V_o \left(\frac{C_{oss} + C_D}{C_{oss} + C_D + C_{DL}} - \frac{C_{DL} e^{-\frac{R_s \pi}{2L\omega'_d}}}{C_{oss} + C_D + C_{DL}} \right). \quad (36)$$

With the variation of $v_g(n)$ during a half line period, the minimum value of (36) can be got at $v_g(n) = 0$, that is

$$v'_{ds,T_d-\min_d} = V_o \left(\frac{C_{oss} + C_D}{C_{oss} + C_D + C_{DL}} - \frac{C_{DL} e^{-\frac{R_s \pi}{2L\omega'_d}}}{C_{oss} + C_D + C_{DL}} \right). \quad (37)$$

Generally, C_{DL} is much smaller than the sum of C_{oss} and C_D , so $v'_{ds,T_d-\min_d}$ is always positive in the oscillation period.

According to (32) and (35), the theoretical waveforms of i'_{L,T_d} and v'_{ds,T_d} in a switching cycle are shown in Fig. 11. It can be




Fig. 20. RMS value of the inductor current.

seen that the oscillation frequency of the inductor current is increased greatly, the oscillation amplitude decreases, and the initial value of inductor current in a switching cycle is nearly zero.

Similarly, based on (25), (27), and (32), the average current in a switching cycle can be expressed as

$$i'_{in}(t) = \frac{1}{T_s} \left[\int_{(n-1)T_s}^{(n-1)T_s + T_{on}} i'_{L,T_{on}}(t) dt + \int_{(n-1)T_s + T_{on}}^{(n-1)T_s + T_{on} + T'_{off}} i'_{L,T_{off}}(t) dt + \int_{(n-1)T_s + T_{on} + T'_{off}}^{nT_s} i'_{L,T_d}(t) dt \right]. \quad (38)$$

It should be noted that, the expressions of $i'_{L,T_{on}}$, $i'_{L,T_{off}}$, and T'_{off} in (38) are nearly the same as (25), (27), and (28) respectively, except for the initial value of inductor current in each switching cycle, which can be written as

$$i'_{L,\text{initial}}(nT_s) = \frac{v_g(n-1) - V_o}{L\omega'_d} e^{-\frac{R_s}{2L}(T_s - T_{on} - T'_{off})} \times \sin[\omega'_d(T_s - T_{on} - T'_{off})]. \quad (39)$$

The average current in the oscillation period is calculated as

$$i'_{L,T_d,\text{ave}}(t) = \frac{1}{T_s} \int_{(n-1)T_s + T_{on} + T'_{off}}^{nT_s} i'_{L,T_d}(t) dt. \quad (40)$$

According to (39) and (40), the waveforms of $i'_{L,\text{initial}}(nT_s)$ and $i'_{L,T_d,\text{ave}}$ in a half line cycle are plotted in Figs. 12 and 13, which show that the initial value of the inductor current in each switching cycle and the average value of the inductor current in oscillation period is approximately zero.

Based on (32) and (38), the theoretical waveforms of the inductor current and the input current in a line frequency cycle are shown in Figs. 14 and 15. The distortion of the input current in Fig. 15 is improved effectively compared to that in Fig. 7. The input current with SD is almost sinusoidal.

The THD of the input current can be calculated as

$$\text{THD} = \sqrt{\frac{I_{in,rms}^2 - I_1^2}{I_1^2}} \times 100\% \quad (41)$$




Fig. 21. Junction capacitance versus reverse voltage. (a) Infineon—IDH08G120C5. (b) ON Semiconductor—FFSP08120A. (c) Fairchild—RHRP8120. (d) Intersil—RURP8120. (e) ST—STTH8S12. (f) ST—STTH812. (g) Vishay—VS-8ETU12-N3. (h) Vishay—HFA08PB120PbF.

TABLE II
PROBABLY SUITABLE DIODES

Corporation	Type	V_{RRM}	I_{FAV}	C_j
Infineon	IDH08G120C5	1200 V	8 A	365 pF at $V_R = 1V$, 50 pF at $V_R = 100 V$ 26 pF at $V_R = 400 V$, 20 pF at $V_R = 800 V$
	IDH10G120C5	1200 V	10 A	525 pF at $V_R = 1V$, 75 pF at $V_R = 100 V$ 37 pF at $V_R = 400 V$, 29 pF at $V_R = 800 V$
	IDH16G120C5	1200 V	16 A	730 pF at $V_R = 1 V$, 100 pF at $V_R = 100 V$ 52 pF at $V_R = 400 V$, 40 pF at $V_R = 800 V$
ON Semiconductor	MUR8100E	1000 V	8 A	58 pF at $V_R = 100 V$
	FFSP08120A	1200 V	8 A	538 pF at $V_R = 1 V$, 100 pF at $V_R = 100 V$ 50 pF at $V_R = 400 V$, 40 pF at $V_R = 800 V$
	FFSP10120A	1200 V	10 A	612 pF at $V_R = 1 V$, 120 pF at $V_R = 100 V$ 58 pF at $V_R = 400 V$, 47 pF at $V_R = 800 V$
Fairchild	RURP8100	1000 V	8 A	30 pF at $V_R = 10 V$, 12 pF at $V_R = 100 V$
	RURP15100	1000 V	15 A	60 pF at $V_R = 10 V$, 21 pF at $V_R = 100 V$
	RHRP8120	1200 V	8 A	25 pF at $V_R = 10 V$, 9 pF at $V_R = 100 V$
	RHRP15120	1200 V	15 A	55 pF at $V_R = 10 V$, 19 pF at $V_R = 100 V$
Intersil	RURP8120	1200 V	8 A	25 pF at $V_R = 10 V$, 9 pF at $V_R = 100 V$
	RURP15120	1200 V	15 A	56 pF at $V_R = 10 V$, 23 pF at $V_R = 100 V$
ST	STTH810	1000 V	8 A	9 pF at $V_R = 100 V$
	STTH1210	1000 V	12 A	13 pF at $V_R = 100 V$
	STTH8S12	1200 V	8 A	9 pF at $V_R = 100 V$
	STTH812	1200 V	8 A	13 pF at $V_R = 100 V$
	STPSC10H12	1200 V	10 A	725 pF at $V_R = 0 V$, 100 pF at $V_R = 100 V$ 60 pF at $V_R = 300 V$
	STTH1212	1200 V	12 A	17 pF at $V_R = 100 V$
Vishay	VS-8ETU12-N3	1200 V	8 A	12 pF at $V_R = 100 V$, 8 pF at $V_R = 200 V$
	VS-HFA08PB120PbF	1200 V	8 A	17 pF at $V_R = 100 V$, 11 pF at $V_R = 200 V$
	VS-15ETU12HN3	1200 V	15 A	17 pF at $V_R = 100 V$, 13 pF at $V_R = 200 V$
	VS-HFA16PB120PbF	1200 V	16 A	38 pF at $V_R = 100 V$, 27 pF at $V_R = 200 V$

where

$$I_{in,rms} = \sqrt{\frac{2}{T_l} \int_0^{T_l/2} i_{in}^2(t) dt} \quad (42)$$

$$I_1 = \frac{\sqrt{2}}{T_l} \int_0^{T_l} i_{in}(t) \sin \frac{2\pi}{T_l} t dt \quad (43)$$

where $I_{in,rms}$ is the RMS value of the input current, I_1 is the RMS value of the fundamental component of the input current, and T_l is the line frequency cycle.

From (29), (38), and (41), the THD of the converter without and with SD are shown in Figs. 16 and 17, respectively. It can be observed that a smaller parasitic capacitance of the series diode leads to a greater improvement of THD.

From (34), the theoretical voltage waveform of v_{DL} in a half line cycle can be plotted, as shown in Fig. 18.

According to (34) and Fig. 18, it can be seen that v_{DL} reaches the peak value $v_{DL,pk}$ when $v_g(n)$ equals to zero and $\omega'_d [t - (n-1)T_s - T_{on} - T_{off}] = \pi$. Therefore

$$v_{DL,pk} = -\frac{V_o (C_{oss} + C_D) \left(1 + e^{-\frac{R_s \pi}{2L\omega'_d}}\right)}{C_{oss} + C_D + C_{DL}}. \quad (44)$$

From (44), it is known that the reverse peak voltage of series diode is only related to the parameters of the circuit and has nothing to do with the input voltage and load power. When the main parameters of the circuit are determined, $v_{DL,pk}$ can be calculated by the value of C_{DL} . Fig. 19 is given to show the relationship between $v_{DL,pk}$ and C_{DL} . It should be noted that,

the required rated voltage of the diode is relatively high, which is independent from the rated power of the system.

Based on (44), the reverse peak voltage of series diode can be calculated for different values of C_{DL} , as shown in Table I.

For different power range, a 1 kW converter will operate in three conduction modes, i.e., fully CCM, MCM, and fully DCM, and the RMS values of the inductor current for these situations can be calculated as (45a), (45b), and (45c), respectively,

$$I_{L,rms_CCM} = \sqrt{\frac{2}{T_l} \sum_{n=1}^{f_s/2f} \left[\int_{(n-1)T_s}^{(n-1)T_s+T_{on}} i_{L,T_{on}}^2(t) dt + \int_{(n-1)T_s+T_{on}}^{nT_s} i_{L,T_{off}}^2(t) dt \right]} \quad (45a)$$

$$I_{L,rms_MCM} = \sqrt{\frac{2}{T_l} \left\{ 2 \sum_{n=1}^{N_1} \left[\int_{(n-1)T_s}^{(n-1)T_s+T_{on}} i_{L,T_{on}}^2(t) dt + \int_{(n-1)T_s+T_{on}}^{(n-1)T_s+T_{on}+T_{off}} i_{L,T_{off}}^2(t) dt + \int_{(n-1)T_s+T_{on}+T_{off}}^{nT_s} i_{L,T_d}^2(t) dt \right] + \sum_{n=N_1}^{N_2} \left[\int_{(n-1)T_s}^{(n-1)T_s+T_{on}} i_{L,T_{on}}^2(t) dt + \int_{(n-1)T_s+T_{on}}^{nT_s} i_{L,T_{off}}^2(t) dt \right] \right\}} \quad (45b)$$




Fig. 22. Experimental waveforms without SD at 220 VAC. (a) $P_o = 88$ W. (b) $P_o = 60$ W. (c) $P_o = 24$ W.




Fig. 23. Experimental waveforms without SD while $P_o = 30$ W. (a) 176 V. (b) 220 V. (c) 264 V.

$$I_{L,rms,DCM} =$$

$$\sqrt{\frac{2}{T_l} \sum_{n=1}^{f_s/2f} \left[\int_{(n-1)T_s}^{(n-1)T_s+T_{on}} i_{L,T_{on}}^2(t) dt + \int_{(n-1)T_s+T_{on}}^{(n-1)T_s+T_{on}+T_{off}} i_{L,T_{off}}^2(t) dt + \int_{(n-1)T_s}^{nT_s} i_{L,T_d}^2(t) dt \right]} \quad (45c)$$


where

$$\begin{cases} N_1 = \frac{\arcsin \left[\frac{V_o}{V_m} \left(1 - \frac{4P_o L f_s}{V_m^2} \right) \right]}{\omega T_s} \\ N_2 = \frac{f_s}{2f} - \frac{\arcsin \left[\frac{V_o}{V_m} \left(1 - \frac{4P_o L f_s}{V_m^2} \right) \right]}{\omega T_s} \end{cases} \quad (46)$$


Obviously, a higher RMS value of the inductor current is corresponding to a lower value of the input voltage.

Combining with the parameters of the converter and substituting $V_m = 176\sqrt{2}$ into (45)–(48), Fig. 20 can be plotted. It is apparent that the maximum RMS value of the inductor current is 5.7 A, which occurs at the full power of 1 kW.


Based on the voltage and current stress, the probably suitable diodes can be searched and found, as shown in Table II. Taking margin into consideration, the diodes with 1200 V of V_{RRM} are more appropriate. From Figs. 16 and 17, it can be known that a



(a)




(b)




(c)


Fig. 24. Experimental waveforms with RCD at 220 VAC. (a) $P_o = 88$ W. (b) $P_o = 60$ W. (c) $P_o = 24$ W.



(a)



(b)



(c)

Fig. 25. Experimental waveforms with RCD while $P_o = 30$ W. (a) 176 V. (b) 220 V. (c) 264 V.

smaller C_j of the series diode results in a better improvement of THD. Based on this, RURP8120 from Intersil or RHRP8120 from Fairchild are the most suitable one, for they are characteristic of not only a low but also a comparatively stable value of C_j , which can be observed and compared from the curves of C_j versus the inverse voltage V_R in datasheet, as shown in Fig. 21. In this paper, RURP8120 from Intersil is adopted in the prototype.

For other boost PFC converters with certain parameters, the same method can be used for the analysis and calculation, then

the corresponding diode can be searched and selected. In conclusion, the diode should meet the required voltage and current stress, and most importantly, features a low and stable value of the junction capacitance.

IV. EXPERIMENTAL VERIFICATION

In order to verify the effectiveness of the proposed method, a 1-kW boost PFC converter based on DSP MC56F8257 has been built and tested in DCM operation. The variable duty cycle




Fig. 26. Experimental waveforms with SD at 220 VAC. (a) $P_o = 88$ W. (b) $P_o = 60$ W. (c) $P_o = 24$ W.

control strategy proposed in [20] is adopted. The theoretical critical load power of the converter is 96 W at 220 VAC. In the actual experiment, 88 W is employed as the margin is considered. In addition, [23] is studied carefully, which indicates that RCD snubber is a better choice in terms of both the oscillation damping effect and the efficiency, compared to that of RC snubber. Therefore, the RCD snubber is also adopted in the experiment. The specifications and components of the prototype are as follows: $V_{in,rms} = 176 - 264$ V, $f_l = 50$ Hz, $f_s = 100$ kHz, $P_o = 24 - 88$ W, $V_o = 400$ V, $L = 560$ μ H, $R_s =$




Fig. 27. Experimental waveforms with SD while $P_o = 30$ W. (a) 176 V. (b) 220 V. (c) 264 V.

32 Ω , $C_{oss} = 130$ pF, $C_D = 30$ pF, $C_{DL} = 30$ pF, $C_{in} = 0.33$ μ F, $C_o = 980$ μ F. Power switch: IPP60R099CP, power diode: IDH05S60C, series diode: RURP8120. RCD snubber: $R_r = 2$ k Ω , $C_r = 470$ pF, D_r : BYV28-600. $V_{in,rms}$, and P_o are chosen as 220 VAC and 60 W, respectively, for the aforementioned theoretical analysis.

The waveforms of the input voltage, input current, and inductor current are presented in Figs. 22 and 23 without any oscillation suppression circuit, Figs. 24 and 25 with RCD snubber, and Figs. 26 and 27 with SD, respectively. Figs. 22 and 23 show




Fig. 28. Inductor current and the drain source voltage waveforms without SD. (a) $v_g(n) \geq V_b$. (b) $v_g(n) < V_b$.





Fig. 29. Inductor current and the drain source voltage waveforms with SD.



(a)





Fig. 30. Voltage and current waveforms of D_L .



(b)

that when a CCM boost PFC converter operates in DCM, the input current is distorted seriously. It can be seen from Figs. 24 and 27 that the input current is improved effectively, especially at a high power and a low input voltage.

Fig. 31. Measured PF. (a) PF curves with different P_o at 220 VAC. (b) PF curves with different $V_{in,rms}$ while $P_o = 30$ W.




Fig. 32. Measured THD. (a) THD curves with different P_o at 220 VAC. (b) THD curves with different $V_{in,rms}$ while $P_o = 30$ W.




Fig. 33. Measured efficiency. (a) Efficiency curves with different P_o at 220 VAC. (b) Efficiency curves with different $V_{in,rms}$ while $P_o = 30$ W.

The inductor current waveforms in a switching cycle without and with SD are shown in Figs. 28 and 29 while $V_{in,rms} = 220$ V and $P_o = 60$ W. Figs. 28 and 29 illustrate that the amplitude of the inductor current is decreased with SD, and the inductor current is almost zero at the initial time of the switching period.

Fig. 30 shows the waveforms of the reverse voltage on D_L and the current through D_L . It can be seen that the reverse voltage on D_L is basically the same as that of the theoretical analysis.

The PF, THD, and the efficiency curves from experimental results of the converter without SD, with RCD, and with SD at different load power and input voltage are given by Figs. 31, 32, and 33, respectively. From Figs. 31 and 32, it can be seen that the proposed method can effectively decrease the input current distortion and improve the power factor, and the PF is slightly lower than that of RCD snubber. At a certain input voltage, the THD decreases with the increment of the output power, while at a certain output power, the THD increases with the increment of the input voltage, both for the converter without SD, with RCD, and with SD. The contrary is the case for PF.

Fig. 33 indicates that the proposed method brings about some reduction of the efficiency, for the series diode generates the

increase of the conduction loss. In the oscillation process, the power consumption of the RCD snubber is higher than that of the SD method; therefore, the efficiency of the converter with SD is higher.

V. CONCLUSION

The oscillation process of a boost PFC converter operated in DCM is analyzed and the related mathematical expressions are derived and presented in detail. The analysis shows that a smaller equivalent parasitic capacitance results in smaller values of the average current in oscillation period and the initial value of the inductor current in a switching cycle, which, if are equal to zero, the distortion of input current can be eliminated. The series diode method is proposed for reducing the THD and improving the PF. The THD is figured out at different values of parasitic capacitance of the series diode. Also, the voltage and current stress are calculated, and the principle for the selection of the diode is that it should feature a low and stable value of the junction capacitance. In spite of the PF improvement, the SD method brings about an efficiency decrease. Moreover, being independently from the rated power, the required voltage rating of the series diode is high.


REFERENCES

- [1] A. Leon-Masich, H. Valderrama-Blavi, J. M. Bosque-Moncusí, and L. Martínez-Salamero, "A high-voltage SiC-based boost PFC for LED applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1633–1642, Feb. 2016.
- [2] H. Bodur and S. Yıldırım, "A new ZVT snubber cell for PWM-PFC boost converter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 1, pp. 300–309, Jan. 2017.
- [3] J. W. Kim, H. S. Youn, and G. W. Moon, "A digitally controlled critical mode boost power factor corrector with optimized additional on time and reduced circulating losses," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3447–3456, Jun. 2015.
- [4] J. Wang, S. Wu, Y. Jiang, and H. Chiu, "A dual-mode controller for the boost PFC converter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 369–372, Jan. 2011.
- [5] B. A. Mather and D. Maksimović, "A simple digital power-factor correction rectifier controller," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 9–19, Jan. 2011.
- [6] H. S. Kim, J. K. Kim, K. B. Park, H. W. Seong, G. W. Moon, and M. J. Youn, "On/off control of boost PFC converters to improve light-load efficiency in paralleled power supply units for servers," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1235–1242, Mar. 2014.
- [7] A. Kessal and L. Rahmani, "Ga-optimized parameters of sliding-mode controller based on both output voltage and input current with an application in the PFC of AC/DC converters," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 3159–3165, Jun. 2014.
- [8] Y.-L. Chen and Y.-M. Chen, "Line current distortion compensation for DCM/CRM boost PFC converters," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2026–2038, Mar. 2016.
- [9] J. W. Kim and G. W. Moon, "Minimizing effect of input filter capacitor in a digital boundary conduction mode power factor corrector based on time-domain analysis," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3827–3836, May 2016.
- [10] W. Cheng, J. Song, H. Li, and Y. Guo, "Time-varying compensation for peak current-controlled PFC boost converter," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3431–3437, Jun. 2015.
- [11] V. M. Lopez, F. J. Azcondo, A. de Castro, and R. Zane, "Universal digital controller for boost CCM power factor correction stages based on current rebuilding concept," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3818–3829, Jul. 2014.
- [12] C. Zhao, J. Zhang, and X. Wu, "An improved variable on-time control strategy for a CRM flyback PFC converter," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 915–919, Feb. 2017.
- [13] B. Zhao, A. Abramovitz, and K. Smedley, "Family of bridgeless buck-boost PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6524–6527, Dec. 2015.
- [14] L. Huber, M. Kumar, and M. M. Jovanović, "Performance comparison of PI and P compensation in DSP-based average-current-controlled three-phase six-switch boost PFC rectifier," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 7123–7137, Dec. 2015.
- [15] C.-A. Cheng, C.-H. Chang, T.-Y. Chung, and F.-L. Yang, "Design and implementation of a single-stage driver for supplying an LED street-lighting module with power factor corrections," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 956–966, Feb. 2015.
- [16] Z. Ye and M. M. Jovanovic, "Implementation and performance evaluation of DSP-based control for constant-frequency discontinuous-conduction-mode boost PFC front end," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 98–107, Feb. 2005.
- [17] H. S. Athab, "A duty cycle control technique for elimination of line current harmonics in single-stage DCM boost PFC circuit," in *Proc. IEEE Reg. 10 Conf.*, 2008, pp. 1–6.
- [18] M. Ferdowsi and A. Emadi, "Estimative current mode control technique for DC-DC converters operating in discontinuous conduction mode," *IEEE Trans. Power Electron.*, vol. 2, no. 1, pp. 20–23, Mar. 2004.
- [19] H. S. Athab and P. K. S. Khan, "A cost effective method of reducing total harmonic distortion (THD) in single-phase boost rectifier," in *Proc. IEEE Power Electron. Drive Syst.*, 2007, pp. 669–674.
- [20] K. Yao, X. Ruan, X. Mao, and Z. Ye, "Variable-duty-cycle control to achieve high input power factor for DCM boost PFC converter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1856–1865, May 2011.
- [21] X. Zhang and J. W. Spencer, "Analysis of boost PFC converters operating in the discontinuous conduction mode," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3621–3628, Dec. 2011.
- [22] K. Yao, W. Hu, Q. Li, and J. Lyu, "A novel control scheme of DCM boost PFC converter," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5605–5615, Oct. 2015.
- [23] K. De Gussemme, D. M. Van de Sype, A. P. M. Van den Bossche, and J. A. Melkebeek, "Input current distortion of CCM boost PFC converters operated in DCM," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 858–865, Apr. 2007.
- [24] R. Fernandes and O. Trescases, "A multimode 1-MHz PFC front end with digital peak current modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5694–5708, Aug. 2016.
- [25] H. S. Youn, J. B. Lee, J. I. Baek, and G. W. Moon, "A digital phase leading filter current compensation (PLFCC) technique for CCM boost PFC converter to improve PF in high line voltage and light load conditions," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6596–6606, Sep. 2016.
- [26] K. De Gussemme, D. M. Van de Sype, A. P. M. Van den Bossche, and J. A. Melkebeek, "Digitally controlled boost power-factor-correction converters operating in both continuous and discontinuous conduction mode," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 88–97, Feb. 2005.
- [27] R. K. Tripathi, S. P. Das, and G. K. Dubey, "Mixed mode operation of boost switch-mode rectifier for wide range of load variations," *IEEE Trans. Power Electron.*, vol. 17, no. 6, pp. 999–1009, Nov. 2002.
- [28] L. Roggia, F. Beltrame, J. E. Baggio, and J. R. Pinheiro, "Digital control system applied to a boost PFC converter operating in mixed conduction mode," in *Proc. Brazilian Power Electron. Conf.*, 2009, pp. 698–704.
- [29] C. W. Clark, F. Musavi, and W. Eberle, "Digital DCM detection and mixed conduction mode control for boost PFC converters," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 347–354, Jan. 2014.
- [30] S. Moon, L. Corradini, and D. Maksimovic, "Autotuning of digitally controlled boost power factor correction rectifiers," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 3006–3018, Oct. 2011.
- [31] J. Sebastian, J. A. Cobos, J. M. Lopera, and J. Uceda, "The determination of the boundaries between continuous and discontinuous conduction modes in PWM DC-to-DC converters used as power factor preregulators," *IEEE Trans. Power Electron.*, vol. 10, no. 1, pp. 574–582, Sep. 1995.
- [32] D. S. L. Simonetti, J. L. F. Viera, and G. C. D. Sousa, "Modeling of the high-power-factor discontinuous boost rectifiers," *IEEE Trans. Ind. Electron.*, vol. 46, no. 4, pp. 788–795, Aug. 1999.
- [33] V. Vorpérian, "Simplified analysis of PWM converters using model of PWM switch, Part II: Discontinuous conduction mode," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 26, no. 3, pp. 497–505, May 1990.
- [34] J. Sun, D. Mitchell, M. Greuel, P. Krein, and R. Bass, "Averaged modeling of PWM converters operating in discontinuous conduction mode," *IEEE Trans. Power Electron.*, vol. 16, no. 4, pp. 482–492, Jul. 2001.
- [35] F. Xiong, J. Zhang, and Z. Qian, "Effect of parasitic parameters on current distortion of boost PFC circuit," *Proc. CSEE*, vol. 30, no. 21, pp. 40–47, Jul. 2010.
- [36] M. Li, B. Zhang, and D. Qiu, "Sneak circuit analysis of Boost converter considering parasitic parameters," in *Proc. IEEE Appl. Power Electron. Conf.*, 2014, pp. 1986–1991.
- [37] M. Li, B. Zhang, D. Qiu, and G. Zhang, "Sneak circuit phenomena in a DCM boost converter considering parasitic parameters," *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3946–3958, May 2016, doi:10.1109/TPEL.2016.2593078.
- [38] W. Wang and Y. Tzou, "Using repetitive control for light load THD and efficiency improvement for boost digital PFC converters," in *Proc. IEEE Int. Power Electron. Motion Control Conf.*, 2012, pp. 1915–1920.
- [39] F. Chen and D. Maksimović, "Digital control for improved efficiency and reduced harmonic distortion over wide load range in boost PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2683–2692, May 2010.
- [40] L. Huber, B. T. Irving, and M. M. Jovanovic, "Effect of valley switching and switching-frequency limitation on line-current distortions of DCM/CCM boundary boost PFC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 339–347, Feb. 2009.
- [41] Z. Ye and B. Sun, "PFC efficiency improvement and THD reduction at light loads with ZVS and valley switching," in *Proc. IEEE Appl. Power Electron. Conf.*, 2012, pp. 802–806.
- [42] Q. Ji, X. Ruan, L. Xie, and Z. Ye, "Conducted EMI spectra of average-current-controlled boost PFC converters operating in both CCM and DCM," *IEEE Trans. Ind. Electron.*, vol. 62, no. 4, pp. 2184–2194, Apr. 2015.



Qiang Li was born in Jiangsu Province, China, in 1969. He received the B.S. degree in automatic control from Harbin Institute of Technology, Harbin, China, and the Ph.D. degree in electrical engineering from Southeast University, Nanjing, China, in 1992 and 2005, respectively.

In 2005, he joined the Faculty of Electrical Engineering, School of Automation, Nanjing University of Science and Technology, where he has been engaged in teaching and research in the field of electrical engineering. His main research interests include control and drive for electrical machine, switching mode power supply, and embedded system.



Kai Yao (M'14) was born in Jiangsu Province, China, in 1980. He received the B.S. degree in industrial automation from Nantong University, Nantong, China, the M.S. degree in mechanical design and theory, and Ph.D. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2002, 2005, and 2010 respectively.

In 2011, he joined the Faculty of Electrical Engineering, School of Automation, Nanjing University of Science and Technology, where he has been engaged in teaching and research in the field of power electronics. His main research interests include power factor correction converters, renewable energy generation system, and power supplies for LED.



Junchao Song was born in Hubei Province, China, in 1991. He received the B.S. degree in electrical and electronic engineering from Wuhan Polytechnic University, Wuhan, China, in 2014.

He is currently working toward the M.S. degree in electrical engineering from Nanjing University of Science and Technology. His main research interest focuses on power factor correction converters.



Hairui Xu was born in Jiangsu Province, China, in 1992. He received the B.S. degree in electrical engineering and automation from Nanjing University of Science and Technology, Nanjing, China, in 2015.

He is currently working toward the M.S. degree in power electronics and electric drives in Nanjing University of Science and Technology. His research interest focuses on power factor correction converters.



Yehua Han was born in Jiangsu Province, China, in 1991. He received the B.S. degree in electrical engineering and automation from Nanjing University of Science and Technology, Nanjing, China, in 2015, where he is currently working toward the M.S. degree in power electronics and electric drives in Nanjing University of Science and Technology.

His research interest focuses on power factor correction converters.