

Bifurcation Phenomena and Stabilization With Compensation Ramp in Converter With Power Semiconductor Filter

John Wing-to Fan, *Student Member, IEEE*, and Henry Shu-hung Chung, *Fellow, IEEE*

Abstract—A concept, named as power semiconductor filter, has been demonstrated to be an alternative to perform input harmonic filtering in switched-mode power converters. It utilizes a series pass device (SPD) to profile the wave shape of the supply current, while the voltage across the SPD is regulated at a threshold voltage between the linear and saturation regions of the SPD to minimize its power dissipation. Bulky passive components for input harmonic filtering can then be eliminated or shrunk with such active supply current control. For the sake of circuit elegance, regulation of the SPD voltage is realized by a bang-bang (peak-voltage) controller to vary the input characteristics of the power conversion stage through adjusting some control parameters, such as duty cycle and switching frequency. Experiments reveal that the entire system might exhibit bifurcation phenomena under some supply and load conditions. This paper will derive a sampled-data model to characterize such system behaviors and to identify the onset of bifurcation and chaos. A compensation ramp will be proposed to introduce into the bang-bang controller to stabilize the system operation. Moreover, the slow-scale dynamics will be studied with small-signal models. The investigations will be exemplified on a 48 W, 40–140 V/24 V buck dc–dc converter prototype.

Index Terms—Bifurcation, chaos, dc–dc power conversion, input filtering, power electronics, power semiconductor filter (PSF).

I. INTRODUCTION

THE power conversion stage (PCS) of a switched-mode power converter consists of three main parts, including input filter, switching network, and output filter. With recent advances in semiconductor technology and network topologies, the switching frequency continues to increase. The size of the switching network continues to reduce. Then, the space occupied by the filters becomes a decisive factor in determining the power density of the overall system [1], [2]. The ever-increasing power density is straining design engineers' abilities to squeeze space for the filters without sacrificing the performance, being one of the design priorities [1], [2]. Furthermore, thermal

Manuscript received September 16, 2016; revised December 16, 2016; accepted January 22, 2017. Date of publication January 25, 2017; date of current version August 2, 2017. This work was supported by the City University of Hong Kong through Project 7004621. This paper was presented in part at the *IEEE Energy Conversion Congress and Exposition*, Montreal, QC, Canada, September 2015. Recommended for publication by Associate Editor S. Kapat.

The authors are with the Centre for Smart Energy Conversion and Utilization Research City, University of Hong Kong, Hong Kong (e-mail: wtfan2-c@my.cityu.edu.hk; eeshc@um.cityu.edu.hk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2017.2658189




Fig. 1. Power electronics system with the PSF.

management, acoustic noise, and electromagnetic coupling among components within confined space impose extra challenges.

A large body of literature has been devoted to analyze, design, optimize, and integrate passive filters through sophisticated modeling techniques [3]–[5], experimentations [6], and simulations [7], [8]. In principle, the physical size of the filter decreases with an increase in the system order. It is thus a design strategy of using high-order filters to increase the system power density, energy efficiency, and dynamic response. However, due to high quality factor at multiple resonant frequencies, high-order filters would cause unwanted oscillations under external disturbances. A remedial measure to alleviate this problem is to use passive damping, active damping, or hybrid passive, and active noise cancellation circuits into the system [4], [9]–[11]. The stability analysis and filter optimization techniques are dominantly based on using an averaged model to characterize the nonlinear power electronic system. However, such model fails to characterize or predict the high-frequency system behaviors when the cutoff frequency of the filter is close to the switching frequency [12], [13]. Thus, many techniques, such as sampled-data model, that take high-frequency behaviors into account have been used to study the bifurcation phenomena and chaotic operations caused by the controller and interactions with the input filter [13]–[15].

As discussed in [1], active filtering techniques may be getting much more attention in the future. Recently, a concept, named as power semiconductor filter (PSF), has been proposed in [16]. Apart from the buck converter, it has also been applied to boost-type power factor corrector and flyback ac/dc converter [17], [18]. As depicted in Fig. 1, the principle is based on shaping the supply current actively with a series pass device (SPD). The ripple current is diverted to the input capacitor C_{in} in the

PCS. To minimize the power dissipation of the SPD, the voltage across the SPD is regulated around the threshold voltage between the linear and saturation regions through varying the input characteristics of the PCS. It has been demonstrated in [16]–[18] that considerable filter size reduction can be achieved with the energy efficiency similar to the passive filter. Besides, the PSF architecture has the merit that it is amenable to monolithic integration.

Apart from the PCS, the entire system consists of two control loops formed by the “*v*-control” and “*i*-control” controllers, respectively. The “*v*-control” controller is used to regulate the voltage across the SPD through varying the duty cycle and/or switching frequency of the switches in the PCS. The “*i*-control” controller is used to regulate the output voltage through adjusting the control signal to the SPD. Therefore, in order to reduce the power dissipation of the SPD, the response time of “*v*-control” should be fast. As depicted in [16], regulation of the SPD voltage is performed by a bang-bang (peak-voltage) controller, which generates the gate signal to the main switch of the buck converter to control the supply voltage to the PCS. Hence, the architecture and control principle are structurally different from traditional current-controlled or voltage-controlled buck converter [12], [19]–[21].

As described in [12], [19]–[21], the bifurcation phenomena and chaos would happen under some operating conditions. For example, when the duty cycle of the main switch is higher than 0.5, system instability would happen in current-controlled buck converter [19], [20]. Moreover, interactions between the input filter and the voltage-controlled buck converter would also cause such phenomena [12], [21].

Fan *et al.* [16] give the selection criteria of the SPD and discusses the slow-scale stability with small-signal model. This paper extends the investigation by deriving the fast-scale model with the sampled-data model to characterize the system behaviors and study the bifurcation phenomena and system stability. A discrete-time piecewise-linear model is derived by calculating the Jacobian matrix of the sampled-data model. The fast-scale instability is studied by determining the eigenvalues (i.e., pole locations) of the characteristic equation of the linearized model. A compensation ramp that can improve the system stability will be proposed to introduce into the bang-bang controller, and its effect on the system will be discussed [22], [23]. The slow-scale dynamics will then be studied with small-signal models [16]. The instability issue, accuracy of sampled-data model, and small-signal model will be verified experimentally on a 48 W, 40–140 V/24 V buck converter operating in continuous conduction mode (CCM).

II. BRIEF OVERVIEW ON THE OPERATION OF PSF IN BUCK CONVERTER

Fig. 2(a) shows the circuit schematic of the buck converter with PSF. The SPD, T , which is an n -channel MOSFET, is connected in series with a standard buck converter. A capacitor C_{in} is connected across the input of the buck converter. The quiescent point of the MOSFET is regulated at the boundary between its linear and saturation regions by the “*i*-control” and “*v*-control”




Fig. 2. Circuit schematic of buck converter with the PSF. (a) Buck converter with the PSF. (b) Peak-voltage controller. (c) With a compensation ramp.

TABLE I
VALUES AND PART NUMBERS OF THE COMPONENTS USED

Component	Value/Part No.	Component	Value/Part No.
C_s	1.47 μ F	C_{in}	3.47 μ F
L	60 μ H	C_o	81 μ F
S_1	BSC500N20NS3G	S_2	STTH30R02DJF
T	IRF540N	<i>v</i> -control	Microcontroller PIC16F753

controllers. The “*i*-control” controller generates necessary driving signal v_{gs} to the SPD to control the wave shape of the supply current i_s . Its input is derived from an error amplifier, named as “*H* Controller.” “Controller *H*” is a Type-II compensator for regulating the system output v_o , which is sensed and down-scaled by a resistive network formed by R_x and R_y to derive the feedback voltage v_o' . It generates the current reference i_{ref} to the “*i*-control” controller. With such active current control, the function of C_{in} is used to absorb the high-frequency ripple current generated by the switching network in the buck converter, as i_s should normally be equal to the average supply current of the buck converter. The PSF thus performs the function of input harmonic filtering.

The “*v*-control” controller is used to limit the voltage across T below the reference voltage $V_{T,ref}$ through dictating the state of the main switch S_1 . The value of $V_{T,ref}$ is slightly higher than the saturation voltage of T , so that the power dissipation of T is minimized. Fig. 2(b) and (c) shows two modulators for the “*v*-control” controller. The first one is a bang-bang (peak-voltage) controller used in [16]. Detailed operation can be found in [16]. The second one has a compensation ramp introduced into the bang-bang controller. Performance characteristics of the system with two modulators will be discussed later.

Fig. 3 shows the photo of a 48 W, 40–140 V/24 V prototype. The switching frequency is 250 kHz. The values and part numbers of the components used are shown in Table I. The




Fig. 3. Prototype buck converter with the PSF.

modulator is implemented with the analog peripherals of a microcontroller.

III. ANALYSIS OF BIFURCATION AND CHAOTIC BEHAVIOR

With the bang-bang control for the “ v -control” controller, bifurcation phenomena and chaos are observed under certain operating conditions. Fig. 4 shows the waveforms of the output voltage ripple $v_{o,r}$, supply current i_s , inductor current i_L , and SPD voltage v_T of the prototype buck converter under different supply voltages. When the supply voltage v_s is 68 V, the system is in stable (period-1) operation. With v_s reduced from 68 to 67 V, period-doubling occurs. The waveforms are shown in Fig. 4(b). If v_s is further reduced, the system is found to be in chaotic operation. The waveforms are shown in Fig. 4(c). Fig. 5(a)–(c) shows the phase portrait of i_L and v_T using the results in Fig. 4(a)–(c). A period-2 attractor is observed in Fig. 5(b) and chaotic attractor is found in Fig. 5(c). The Poincare section of the condition in Fig. 4(c) for 2000 consecutive switching cycles with $v_o = 24 \text{ V} \pm 0.5 \mu\text{V}$ is shown in Fig. 5(d). The scattered points reveal that the system is in chaotic operation.

Similar bifurcation phenomena are observed when there is a small change of the load resistance. Fig. 6 shows the phase portrait of the experimental result at the bifurcation point due to the change of the load R_o . Period doubling occurs when R_o is increased from 13 to 14 Ω . Fig. 7 shows the bifurcation diagrams of the initial value of i_L in each switching cycle $i_{L,n}$ against v_s and load value R_o , respectively. $i_{L,n}$ is chosen in the plots for observing the occurrence of border collision. Fig. 7(a) shows that period-2 limit cycle occurs when v_s is decreased to 67 V. With v_s further reduced to 50 V, the system will enter into chaotic region for a narrow range of v_s until it reached 48.5 V. Then, period-4 limit cycle follows when v_s is further reduced. Finally, chaotic operation appears again with $v_s < 46 \text{ V}$. In Fig. 7(b), with $14 \Omega < R_o \leq 27.5 \Omega$, period-2 limit cycle occurs and the converter is in CCM. With $27.5 \Omega < R_o \leq 50.5 \Omega$,




Fig. 4. Measured waveforms under different supply voltages ($R_o = 22 \Omega$). (a) Stable operation with $v_s = 68 \text{ V}$ (Timebase: $10 \mu\text{s}/\text{div}$). (b) Period doubling with $v_s = 67 \text{ V}$ (Timebase: $10 \mu\text{s}/\text{div}$). (c) Chaotic operation with $v_s = 50 \text{ V}$ (Timebase: $20 \mu\text{s}/\text{div}$).

border collision occurs [24]. The converter is switched between CCM and discontinuous conduction mode (DCM) alternately in every switching cycle. Finally, when $R_o > 50.5 \Omega$, the converter is in DCM and in period-1 operation.

Fig. 8 shows the stability regions of the system under different values of the supply voltage v_s , load resistance R_o , percentage output power \hat{P}_o , and duty cycle d with $v_o = 24 \text{ V}$. Fig. 8(a) shows the combinations of v_s and R_o with $v_o = 24 \text{ V}$. Fig. 8(b) shows the combinations of \hat{P}_o and d . In Region I, the system is in CCM and period-1 operation. In Region II, the converter is in DCM and stable period-1 operation. In Region III, bifurcation, limit cycles, or chaotic operation occurs. In Fig. 8(b), the system could enter into Region III when $d > 0.28$, showing different behaviors from the classical current-controlled buck converter




Fig. 5. Measured phase portrait and Poincare section of the prototype with $R_o = 22 \Omega$ and nominal value of $v_o = 24$ V. (a) $v_s = 68$ V. (b) $v_s = 67$ V. (c) $v_s = 50$ V. (d) Poincare section for $v_s = 50$ V.




Fig. 6. Measured phase portrait in different R_o ($v_s = 60$ V). (a) $R_o = 13 \Omega$. (b) $R_o = 14 \Omega$.

that exhibits system instability with the duty cycle higher than 0.5 [20]. representation is

IV. SAMPLED-DATA MODEL, JACOBIAN MATRIX, AND EIGENVALUES

Fig. 9(a) and (b) shows the equivalent circuits of the system when the main switch S_1 is ON and OFF, respectively. The MOSFET T is modeled as a dependent current source and is considered as an input variable. When S_1 is ON, the state-space

$$\begin{pmatrix} \frac{dv_{C_{in}}}{dt} \\ \frac{di_L}{dt} \\ \frac{dv_{C_o}}{dt} \end{pmatrix} = \begin{pmatrix} 0 & -\frac{1}{C_{in}} & 0 \\ \frac{1}{L} & 0 & -\frac{1}{L} \\ 0 & \frac{1}{C_o} & -\frac{1}{C_o R_o} \end{pmatrix} \begin{pmatrix} v_{C_{in}} \\ i_L \\ v_{C_o} \end{pmatrix} + \begin{pmatrix} \frac{1}{C_{in}} \\ 0 \\ 0 \end{pmatrix} i_s$$

for $n T_{sw} \leq t \leq n T_{sw} + t_{on}$ (1)




Fig. 7. Bifurcation diagrams. (a) $i_{L,n}$ versus v_s with $R_o = 22 \Omega$. (b) $i_{L,n}$ versus R_o with $v_s = 60 \text{ V}$.




Fig. 8. Operating regions of the system. (a) v_s versus R_o . (b) Percentage output power versus d .




Fig. 9. Equivalent circuits. (a) S_1 is ON and S_2 is OFF. (b) S_1 is OFF and S_2 is ON.

where $v_{C_{in}}$ is the voltage across the input capacitor C_{in} , i_L is the current through the inductor L , v_{C_o} is the voltage across the output capacitor C_o , R_o is the load resistance, T_{sw} is the switching period, and t_{on} is the duration of S_1 in its ON state in n th switching cycle.

Based on (1)

$$\frac{d^3 v_{C_{in}}}{dt^3} + \frac{1}{C_o R_o} \frac{d^2 v_{C_{in}}}{dt^2} + \left(\frac{1}{C_{in} L} + \frac{1}{C_o L} \right) \frac{dv_{C_{in}}}{dt} + \frac{1}{C_{in} C_o L R_o} v_{C_{in}} = \frac{1}{C_{in} C_o L} i_s. \quad (2)$$

It can be shown that

$$v_{C_{in,on}}(t) = R_o I_s + K_1 e^{m_1 t} + K_2 e^{m_2 t} + K_3 e^{m_3 t} \quad (3a)$$

$$i_{L,on}(t) = I_s - C_{in} (m_1 K_1 e^{m_1 t} + m_2 K_2 e^{m_2 t} + m_3 K_3 e^{m_3 t}) \quad (3b)$$

$$v_{C_o,on}(t) = v_{C_{in,on}}(t) + C_{in} L (m_1^2 K_1 e^{m_1 t} + m_2^2 K_2 e^{m_2 t} + m_3^2 K_3 e^{m_3 t}) \quad (3c)$$

where $v_{C_{in,on}}(t)$, $i_{L,on}(t)$, and $v_{C_o,on}(t)$ are the time-domain equations of $v_{C_{in}}(t)$, $i_L(t)$, and $v_{C_o}(t)$, respectively, m_1 , m_2 , and m_3 are the roots of the third-order characteristic equation given in (2), and K_1 , K_2 , and K_3 are coefficients obtained by solving (2) and are functions of $v_{C_{in}}(t_n)$, $i_L(t_n)$, $v_{C_o}(t_n)$, and i_s .

Similarly, when S_1 is OFF, the state-space representation is

$$\begin{pmatrix} \frac{dv_{C_{in}}}{dt} \\ \frac{di_L}{dt} \\ \frac{dv_{C_o}}{dt} \end{pmatrix} = \begin{pmatrix} 0 & 0 & 0 \\ 0 & 0 & -\frac{1}{L} \\ 0 & \frac{1}{C_o} & -\frac{1}{C_o R_o} \end{pmatrix} \begin{pmatrix} v_{C_{in}} \\ i_L \\ v_{C_o} \end{pmatrix} + \begin{pmatrix} \frac{1}{C_{in}} \\ 0 \\ 0 \end{pmatrix} i_s, \quad (4)$$

for $n T_{sw} + t_{on} \leq t \leq (n+1)T_{sw}$.

Based on (4)

$$\frac{d^2 i_L}{dt^2} + \frac{1}{C_o R_o} \frac{di_L}{dt} + \frac{1}{C_o L} i_L = 0. \quad (5)$$

It can be shown that

$$v_{C_{in,off}}(t) = v_{C_{in,on}}(t_{on}) + \frac{i_s}{C_{in}} t \quad (6a)$$

$$i_{L,off}(t) = K_4 e^{y_1 t} + K_5 e^{y_2 t} \quad (6b)$$

$$v_{C_{o,off}}(t) = -L(y_1 K_4 e^{y_1 t} + y_2 K_5 e^{y_2 t}) \quad (6c)$$

where $v_{C_{in,off}}(t)$, $i_{L,off}(t)$, and $v_{C_{o,off}}(t)$ are the time-domain equations of $v_{C_{in}}(t)$, $i_L(t)$, and $v_{C_o}(t)$, respectively, y_1 and y_2 are the roots of second-order characteristic equation given in (5), and K_4 and K_5 are the coefficients obtained by solving (5) and are functions of $i_L(t_{on})$ and $v_{C_o}(t_{on})$.

By approximating (3) and (6) with second-order Taylor expansions

$$v_{C_{in,on}}(t) \simeq K_1 + K_2 + K_3 + R_o i_s + (m_1 K_1 + m_2 K_2 + m_3 K_3)t + \frac{1}{2} (m_1^2 K_1 + m_2^2 K_2 + m_3^2 K_3) t^2 \quad (7a)$$

$$i_{L,on}(t) \simeq i_s - C_{in}(m_1 K_1 + m_2 K_2 + m_3 K_3) - C_{in}(m_1^2 K_1 + m_2^2 K_2 + m_3^2 K_3)t - C_{in}(m_1^3 K_1 + m_2^3 K_2 + m_3^3 K_3)t^2 \quad (7b)$$

$$v_{C_{o,on}}(t) \simeq K_1 (1 + m_1^2 C_{in} L) + K_2 (1 + m_2^2 C_{in} L) + K_3 (1 + m_3^2 C_{in} L) + R_o i_s + (K_1 (m_1 + m_1^3 C_{in} L) + K_2 (m_2 + m_2^3 C_{in} L) + K_3 (m_3 + m_3^3 C_{in} L)) t + \frac{1}{2} (K_1 (m_1^2 + m_1^4 C_{in} L) + K_2 (m_2^2 + m_2^4 C_{in} L) + K_3 (m_3^2 + m_3^4 C_{in} L)) t^2 \quad (7c)$$

$$v_{C_{in,off}}(t) \simeq v_{C_{in}}(t_{on}) + \frac{t}{C_{in}} i_s \quad (8a)$$

$$i_{L,off}(t) \simeq K_4 + K_5 + (y_1 K_4 + y_2 K_5) t + \frac{1}{2} (y_1^2 K_4 + y_2^2 K_5) t^2 \quad (8b)$$

$$v_{C_{o,off}}(t) \simeq -L(y_1 K_4 + y_2 K_5) - L(y_1^2 K_4 + y_2^2 K_5) t - \frac{1}{2} L(y_1^3 K_4 + y_2^3 K_5) t^2. \quad (8c)$$

As shown in Fig. 2(b), the peak voltage across T is bounded by the comparator and the RS latch with reference voltage of

$V_{T,ref}$. By using (7a), S_1 is switched from ON to OFF state when

$$\begin{aligned} v_s - V_{T,ref} &= K_1 + K_2 + K_3 + R_o i_s \\ &+ (m_1 K_1 + m_2 K_2 + m_3 K_3) d T_{sw} \\ &+ \frac{1}{2} (m_1^2 K_1 + m_2^2 K_2 + m_3^2 K_3) d^2 T_{sw}^2 \end{aligned} \quad (9)$$

where $d = t_{on}/T_{sw}$ is the duty cycle.

The following sampled-data model is obtained by using (7)–(9) that

$$\begin{pmatrix} v_{C_{in}}[n+1] \\ i_L[n+1] \\ v_{C_o}[n+1] \end{pmatrix} = \begin{pmatrix} f_{11}(d[n]) & f_{12}(d[n]) & f_{13}(d[n]) \\ f_{21}(d[n]) & f_{22}(d[n]) & f_{23}(d[n]) \\ f_{31}(d[n]) & f_{32}(d[n]) & f_{33}(d[n]) \end{pmatrix} \begin{pmatrix} v_{C_{in}}[n] \\ i_L[n] \\ v_{C_o}[n] \end{pmatrix} + \begin{pmatrix} g_1(d[n]) \\ g_2(d[n]) \\ g_3(d[n]) \end{pmatrix} i_s \quad (10)$$

where $f_{11}, f_{12}, f_{13}, f_{21}, f_{22}, f_{23}, f_{31}, f_{32}, f_{33}, g_1, g_2$, and g_3 are function of the duty cycle $d[n]$ in the n th switching period.

The nonlinear system in (10) is then linearized by calculating the Jacobian matrix J [15], [25]. J is defined as

$$J = \begin{pmatrix} \frac{\partial v_{C_{in}}[n+1]}{\partial v_{C_{in}}[n]} & \frac{\partial v_{C_{in}}[n+1]}{\partial i_L[n]} & \frac{\partial v_{C_{in}}[n+1]}{\partial v_{C_o}[n]} \\ \frac{\partial i_L[n+1]}{\partial v_{C_{in}}[n]} & \frac{\partial i_L[n+1]}{\partial i_L[n]} & \frac{\partial i_L[n+1]}{\partial v_{C_o}[n]} \\ \frac{\partial v_{C_o}[n+1]}{\partial v_{C_{in}}[n]} & \frac{\partial v_{C_o}[n+1]}{\partial i_L[n]} & \frac{\partial v_{C_o}[n+1]}{\partial v_{C_o}[n]} \end{pmatrix} = \begin{pmatrix} J_{11} & J_{12} & J_{13} \\ J_{21} & J_{22} & J_{23} \\ J_{31} & J_{32} & J_{33} \end{pmatrix} \quad (11)$$

$$J_{11} = f_{11} + \frac{\partial f_{11}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} v_{C_{in}}[n] + \frac{\partial f_{12}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} i_L[n] + \frac{\partial f_{13}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} v_{C_o}[n] + \frac{\partial g_1}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} i_s \quad (12)$$

$$J_{12} = f_{12} + \frac{\partial f_{11}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} v_{C_{in}}[n] + \frac{\partial f_{12}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} i_L[n] + \frac{\partial f_{13}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} v_{C_o}[n] + \frac{\partial g_1}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} i_s \quad (13)$$

$$J_{13} = f_{13} + \frac{\partial f_{11}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_o}[n]} v_{C_{in}}[n] + \frac{\partial f_{12}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_o}[n]} i_L[n] + \frac{\partial f_{13}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_o}[n]} v_{C_o}[n] + \frac{\partial g_1}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_o}[n]} i_s \quad (14)$$

$$J_{21} = f_{21} + \frac{\partial f_{21}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} v_{C_{in}}[n] + \frac{\partial f_{22}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} i_L[n] + \frac{\partial f_{23}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} v_{C_o}[n] + \frac{\partial g_2}{\partial d[n]} \frac{\partial d[n]}{\partial v_{C_{in}}[n]} i_s \quad (15)$$

TABLE II
LOCATION OF EIGENVALUES FOR MODULATOR WITHOUT THE
COMPENSATION RAMP

v_s	R_o	Location of λ			System operation
68 V	22 Ω	-0.9800	0.3317	0.9955	Period-1
67 V	22 Ω	-1.0173	0.3304	0.9955	Period-2 Limit Cycle
50 V	22 Ω	-1.5745	0.3541	0.9955	Chaos
60 V	13 Ω	-0.9896	0.4843	0.9925	Period-1
60 V	14 Ω	-1.0288	0.4673	0.9930	Period-2 Limit Cycle

$$J_{22} = f_{22} + \frac{\partial f_{21}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} v_{Cin}[n] + \frac{\partial f_{22}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} i_L[n] + \frac{\partial f_{23}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} v_{Co}[n] + \frac{\partial g_2}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} i_s \quad (16)$$

$$J_{23} = f_{23} + \frac{\partial f_{21}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} v_{Cin}[n] + \frac{\partial f_{22}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} i_L[n] + \frac{\partial f_{23}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} v_{Co}[n] + \frac{\partial g_2}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} i_s \quad (17)$$

$$J_{31} = f_{31} + \frac{\partial f_{31}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Cin}[n]} v_{Cin}[n] + \frac{\partial f_{32}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Cin}[n]} i_L[n] + \frac{\partial f_{33}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Cin}[n]} v_{Co}[n] + \frac{\partial g_3}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Cin}[n]} i_s \quad (18)$$

$$J_{32} = f_{32} + \frac{\partial f_{31}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} v_{Cin}[n] + \frac{\partial f_{32}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} i_L[n] + \frac{\partial f_{33}}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} v_{Co}[n] + \frac{\partial g_3}{\partial d[n]} \frac{\partial d[n]}{\partial i_L[n]} i_s \quad (19)$$

$$J_{33} = f_{33} + \frac{\partial f_{31}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} v_{Cin}[n] + \frac{\partial f_{32}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} i_L[n] + \frac{\partial f_{33}}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} v_{Co}[n] + \frac{\partial g_3}{\partial d[n]} \frac{\partial d[n]}{\partial v_{Co}[n]} i_s \quad (20)$$

The stability of the system is analyzed by studying the root locations of the characteristic equation

$$\left| \begin{pmatrix} \lambda & 0 & 0 \\ 0 & \lambda & 0 \\ 0 & 0 & \lambda \end{pmatrix} - \begin{pmatrix} J_{11} & J_{12} & J_{13} \\ J_{21} & J_{22} & J_{23} \\ J_{31} & J_{32} & J_{33} \end{pmatrix} \right| = 0. \quad (21)$$

Bifurcation phenomena appear if any one of the roots λ of (21) is outside the unit circle on the complex plane. In order to simplify the analysis, the supply current i_s is assumed to be a constant after the output voltage feedback loop has reached the steady state. The assumption is valid as the cutoff frequency of the error amplifier “H Controller” is lower than the switching frequency of the buck converter. i_s is almost constant even the system is in period-doubling or chaotic operation.

Based on the derived model, Table II shows the location of calculated eigenvalues λ under the conditions in Fig. 5. With $v_s = 68$ V, all eigenvalues are within the unit circle. With $v_s = 67$ V, an eigenvalue is outside the unit circle, showing system instability [26], [27]. With $v_s = 50$ V, an eigenvalue is away




Fig. 10. Root locus of the eigenvalues without the compensation ramp. (a) v_s varies between 50 and 140 V with $R_o = 22 \Omega$. (b) R_o varies between 10 and 50 Ω with $v_s = 60$ V.




Fig. 11. Experimental waveform for $v_s = 40$ V (time base: 20 μ s/div).

from the unit circle. Similar results are obtained for the operating conditions in Fig. 6. Thus, the experimental results confirm the validity of the sampled-data model and theoretical prediction. Fig. 10(a) and (b) shows the root locus of the eigenvalues with respect to v_s and R_o , respectively, under the condition described in the bifurcation diagram given in Fig. 7.

V. STABILIZATION WITH A COMPENSATION RAMP

Fig. 11 shows the experimental waveforms under half-load condition and with $v_s = 40$ V—the minimum supply voltage of




Fig. 12. Root locus of the eigenvalues w.r.t. v_s and $M_c = 0.2 \text{ V}/\mu\text{s}$ with $R_o = 22 \Omega$.




Fig. 13. Waveforms and eigenvalues with $M_c = 0.2 \text{ V}/\mu\text{s}$ under half-load condition. (a) $v_s = 31 \text{ V}$ (Timebase: $10 \mu\text{s}/\text{div}$). (b) $v_s = 30 \text{ V}$ (Timebase: $10 \mu\text{s}/\text{div}$).

the converter. The system is in chaotic operation. It is noted that i_s is still fairly constant under such chaotic operation, confirming the assumption made in Section IV. The instability problem of the peak-voltage controller is tackled by introducing a compensation ramp into the modulator. As shown in Fig. 2(c), the ramp is superimposed onto v_T to derive the gate signal. The main switch S_1 is switched from ON to OFF state when

$$v_s - V_{T,\text{ref}} + M_c dT_{\text{sw}} = C_1 + C_2 + C_3 + R_o i_s + (m_1 C_1 + m_2 C_2 + m_3 C_3) dT_{\text{sw}} + \frac{1}{2} (m_1^2 C_1 + m_2^2 C_2 + m_3^2 C_3) d^2 T_{\text{sw}}^2. \quad (22)$$

TABLE III
LOCATION OF EIGENVALUES FOR MODULATOR WITH
 $M_c = 0.2 \text{ V}/\mu\text{s} = 0.2 \text{ V}/\mu\text{s}$.

v_s	R_o	Location of λ		System Operation	
40 V	22Ω	$-0.0627 - 0.0973j$	$-0.0627 + 0.0973j$	0.9955	Period-1
31 V	22Ω	-0.8856	0.1972	0.9955	Period-1
30 V	22Ω	-1.0167	0.2104	0.9955	Period-2 Limit Cycle




Fig. 14. Simplified small-signal model of MOSFET.

Fig. 12 shows the root locus plot of the system with compensation slope $M_c = 0.2 \text{ V}/\mu\text{s}$. The minimum v_s , which can ensure stable operation, is extended from 68 to 31 V, and thus stable operation is ensured for $v_s = 40 \text{ V}$. Fig. 13(a) and (b) shows the waveforms of v_T , i_s , i_L , and $v_{o,r}$ on the stability boundary calculated from the derived sampled-data model with v_s equal to 31 and 30 V, respectively. Table III shows the locations of the eigenvalues of the two operating conditions in Figs. 11 and 13. Again, the theoretical predictions are in close agreement with the experimental verifications.

VI. SLOW-SCALE DYNAMICS

The slow-scale dynamics with the stabilizing ramp in the modulator is studied in this section. It is based on using the small-signal model given in [16]. Fig. 14 shows the small-signal model of MOSFET [28], the transfer function of the MOSFET $H_{\text{SPD}}(s)$ is

$$H_{\text{SPD}}(s) = \frac{\Delta I_s}{\Delta I_{s,\text{ref}}} = g_m \quad (23)$$

where g_m is the transconductance of MOSFET.

Fig. 15 shows the steady-state and perturbed waveform of the modified modulator shown in Fig. 2(c). For the sake of simplicity, it is assumed that the waveform of v_T , when S_1 is ON, is a straight line with the slope m_1 [29]

$$m_1 = \frac{\langle i_{L,\text{on}} \rangle - i_s}{C_{\text{in}}} \quad (24)$$

where $\langle i_{L,\text{on}} \rangle$ is the average on-time current of the inductor L .

When S_1 is OFF

$$m_2 = \frac{i_s}{C_{\text{in}}} \quad (25)$$

TABLE IV
TRANSFER FUNCTIONS OF THE MODIFIED SMALL-SIGNAL MODEL

Parameter	Transfer function	Parameter	Transfer function
$H_{vg}(s)$	$D \frac{R_o}{L C_o R_o s^2 + L s + R_o}$	$H_{vd}(s)$	$\frac{V_o}{D} \frac{R_o}{L C_o R_o s^2 + L s + R_o}$
$Z_o(s)$	$\frac{L R_o s}{L C_o R_o s^2 + L s + R_o}$	$H_{ig}(s)$	$D \frac{C_o R_o s + 1}{L C_o R_o s^2 + L s + R_o}$
$H_{id}(s)$	$\frac{V_o}{D} \frac{C_o R_o s + 1}{L C_o R_o s^2 + L s + R_o}$	$H_{iL-i_o}(s)$	$\frac{R_o}{L C_o R_o s^2 + L s + R_o}$
$H_{iL}(s)$	D	$H_d(s)$	$\frac{V_o}{R_o}$
$H_m(s)$	$\frac{F_{sw}}{M_c + \frac{(1-2D)I_o}{2C_{in}}}$	$H_{is}(s)$	$\frac{T_d}{C_{in}}$
$H_{iin}(s)$	$\frac{1}{C_{in}} \left[\frac{D(1-D)}{2F_{sw}} - T_d \right]$	$H_{Cin}(s)$	$\frac{1}{s C_{in}}$
$H_v(s)$	$\frac{s C_2 R_2 + 1}{s^2 R_1 R_2 C_1 C_2 + s R_1 (C_1 + C_2)}$	$H_{SPD}(s)$	g_m
$G_{vo-is,OL}(s)$	$H_{vg}(s) H_{Cin}(s) (1 - H_{iin-is}(s)) + H_{vd}(s) H_m(s) H_b(s)$		
$H_b(s)$	$H_{Cin}(s) - H_{is}(s) - (H_{Cin}(s) + H_{iin}(s)) H_{iin-is}(s)$		
$H_{iin-is}(s)$	$\frac{H_{iL}(s) H_{ig}(s) H_{Cin}(s) + H_m(s) (H_{iL}(s) H_{id}(s) + H_d(s)) (H_{Cin}(s) - H_{is}(s))}{1 + H_{iL}(s) H_{ig}(s) H_{Cin}(s) + H_m(s) (H_{iL}(s) H_{id}(s) + H_d(s)) (H_{Cin}(s) + H_{iin}(s))}$		




Fig. 15. Key waveforms of the modified modulator. (a) Key waveforms of the modulator in Fig. 2(c). (b) Modulator waveforms under small perturbation.

Based on Fig. 15, the transfer function of the modified modulator can be found to be

$$V_{T,ref} + m_1 T_d + \frac{M_c d}{F_{sw}} = \frac{m_1 d}{2F_{sw}} - \frac{d}{2F_{sw}} [m_1 d - m_2 (1 - d)] \quad (26)$$

where d , T_d , and F_{sw} are the duty cycle, delay time of the modulator, and switching frequency of the converter, respectively.

By introducing small-signal perturbations into (24), (25) and duty cycle d

$$m_1 = M_1 + \Delta m_1 = M_1 + \frac{\Delta i_{in} - \Delta i_s}{C_{in}} \quad (27)$$

$$m_2 = M_2 + \Delta m_2 = M_2 + \frac{\Delta i_s}{C_{in}} \quad (28)$$

$$d = D + \Delta d \quad (29)$$

where Δm_1 , Δm_2 , Δi_s , and Δi_{in} are the small-signal perturbations on m_1 , m_2 , i_s , and i_{in} , respectively. M_1 , M_2 , and D are the steady state values of m_1 , m_2 , and D .

By substituting (27), (28), and (29) into (26), the modulator gain H_m is

$$H_m(s) = \frac{F_{sw}}{M_c + \frac{(1-2D)I_o}{2C_{in}}} \quad (30)$$

Fig. 16 shows the small-signal model of the PSF system with the peak-voltage control [16]. The transfer function of the modified modulator and functional blocks in Fig. 16 are given in Table IV. Based on Fig. 16, the control-to-output transfer function $G_{vo-is,ref,OL}(s)$ and open-loop gain of the whole system $G_{OL}(s)$ are

$$G_{vo-is,OL}(s) = \frac{\Delta V_o(s)}{\Delta I_s(s)} \quad (31)$$

$$G_{vo-is,ref,OL}(s) = \frac{\Delta V_o(s)}{\Delta I_{s,ref}(s)} = G_{vo-is,OL}(s) H_{SPD}(s) \quad (32)$$

$$G_{OL}(s) = \frac{\Delta V_o(s)}{\Delta V_{o,err}(s)} = K_s H_v(s) G_{vo-is,ref,OL}(s) \quad (33)$$




Fig. 16. Small-signal dynamical model.

 TABLE V
 PARAMETERS USED IN CALCULATION OF $G_{v_o-isref,OL}(s)$

Parameter	Value	Parameter	Value
V_o	24 V	V_s	40 V
I_s	0.62 A	R_o	24 Ω
g_m	2.3	T_d	200 ns
M_c	0.2 V/ μ s	C_{in}	3.47 μ F
L	60 μ H	C_o	81 μ F

where $G_{v_o-is,OL}(s)$ is the open-loop input-current-to-output-voltage transfer function, K_s is the gain of the sensor, and $H_v(s)$ is the transfer function of Type-II compensator [16].

VII. EXPERIMENTAL VERIFICATION

The buck converter prototype shown in Fig. 3 is evaluated by using the PWM modulator in Fig. 2(c) with $M_c = 0.2$ V/ μ s. Based on the parameters given in Table V, Fig. 17 shows the simulated, calculated, and measured results of the open-loop transfer characteristics $G_{v_o-isref,OL}(s)$ (without controller H) obtained by the modified model shown in Fig. 16. The simulated results are also obtained on PSIM. The theoretical predictions and experimental results are in close agreement. The gain margin of $G_{v_o-isref,OL}(s)$ is 19.1 dB at 60 kHz and the phase margin is 83.2° at 7.48 kHz. The control parameters in $H_v(s)$ are designed by K -factor approach as described in [30].

Fig. 18 summarizes the power loss of the SPD P_{loss} against the output current under different supply voltage v_s and supply current ripple i_{ripple} . The power loss increases as the output current increases and the supply current ripple decreases. In general, the power loss is less than the power dissipation of a diode. As discussed in [16], although the power loss is slightly higher than the conventional passive filter, the PSF is amenable to monolithic integration for increasing the power density of the entire power converter system and can avoid possible acoustic noise.




 Fig. 17. Bode plot of $G_{v_o-isref,OL}(s)$.


Fig. 18. Power dissipated on SPD versus output load current.

VIII. CONCLUSION

A sampled-data model is derived to study the onset of bifurcation phenomena and chaotic operation in switching converters with PSF. A compensation ramp is used to tackle such phenomenon has been proposed. The accuracy of the model is successfully demonstrated and verified on a 48 W, 40–140 V buck converter prototype. The small-signal modeling and analysis of the entire system have been discussed. The experimental results are in close agreement with the theoretical predictions. The theoretical frequency responses of the system are found to be accurate up to one-fifth of the switching frequency. The system behaviors of the buck converter with PSF were found to be different from the traditional current-controlled and voltage-controlled buck converter. The bifurcation phenomena and chaotic operation could happen with the duty cycle smaller or larger than 0.5.

REFERENCES

- [1] M. Jovanovic, "Power conversion technologies for computer, networking, and telecom power systems—Past, present, and future," in *Proc. IEEE Power Convers. Drive Conf.*, St. Petersburg, Russia, Jun. 2011, pp. 5–18.
- [2] J. Kolar *et al.*, "PWM converter power density barriers," *IEEE Trans. Ind. Appl.*, vol. 128, no. 4, pp. 468–480, Jan. 2008.
- [3] B. Choi, D. Kim, D. Lee, S. Choi, and J. Sun, "Analysis of input filter interactions in switching power converters," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 452–460, Mar. 2007.
- [4] R. Beres, X. Wang, F. Blaabjerg, M. Liserre, and C. Bak, "Optimal design of high-order passive-damped filters for grid-connected applications," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2083–2098, Mar. 2016.
- [5] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1281–1291, Sep./Oct. 2005.
- [6] V. Tarateeraseth, "EMI filter design: Part III: Selection of filter topology for optimal performance," *IEEE Electromagn. Compat. Mag.*, vol. 1, no. 2, pp. 60–73, Apr.–Jun. 2012.
- [7] I. F. Kovacevic, T. Friedli, A. M. Muesing, and J. W. Kolar, "3-D electromagnetic modeling of EMI input filters," *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 231–242, Jan. 2014.
- [8] N. Yang and M. Le, "Multi-objective bat algorithm with time-varying inertia weights for optimal design of passive power filters set," *IET Gener. Transmiss. Distrib.*, vol. 9, no. 7, pp. 644–654, 2015.
- [9] W. Wu, Y. He, T. Tang, and F. Blaabjerg, "A new design method for the passive damped LCL and LLCL filter-based single-phase grid-tied inverter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4339–4350, Oct. 2013.
- [10] W. Chen, X. Yang, and Z. Wang, "A novel hybrid common-mode EMI filter with active impedance multiplication," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1826–1834, May 2011.
- [11] J. Biela, A. Wirthmueller, R. Waespe, M. L. Heldwein, K. Raggl, and J. W. Kolar, "Passive and active hybrid integrated EMI filters," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1340–1349, May 2009.
- [12] S. K. Mazumder, A. H. Nayfeh, and D. Boroyevich, "Theoretical and experimental investigation of the fast- and slow-scale instabilities of a DC-DC converter," *IEEE Trans. Power Electron.*, vol. 16, no. 2, pp. 201–216, Mar. 2001.
- [13] R. G. Ghoachani, J. P. Martin, S. Pierfederici, B. N. Mobarakeh, and B. Davat, "DC power networks with very low capacitances for transportation system: Dynamic behavior analysis," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5865–5877, Mar. 2013.
- [14] S. Kirikawa and T. Saito, "Filter-induced bifurcation in simple spiking circuits," in *Proc. Eur. Conf. Circuit Theory Des.*, Dresden, Germany, 2013, pp. 1–4.
- [15] C. Xu and K. Cheng, "Examination of bifurcation of the non-linear dynamics in buck-boost converters with input capacitor rectifier," *IET Power Electron.*, vol. 4, no. 2, pp. 209–217, Feb. 2011.
- [16] W. Fan, K. F. Yuen, and H. Chung, "Power semiconductor filter: Use of series-pass device in switching converters of filtering input current harmonics," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2053–2068, Mar. 2016.
- [17] K. Yuen, W. Fan, and H. Chung, "A ripple-free input current PFC using power semiconductor filter," in *Proc. IEEE Energy Convers. Congr. Expo.*, Pittsburgh, PA, USA, Sep. 2014, pp. 593–600.
- [18] C. Tung and H. Chung, "A flyback AC/DC converter using power semiconductor filter for input power factor correction," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, Mar. 2016, pp. 1807–1814.
- [19] R. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*, 2nd ed. New York, NY, USA: Springer-Verlag, 2001.
- [20] G. H. Zhou, J. P. Xu, B. C. Bao, and Y. Y. Jin, "Symmetrical dynamics of peak current-mode controlled switching DC-DC converters with ramp compensation," *Chin. Phys. B*, vol. 19, no. 6, Jun. 2010, Art. no. 060508.
- [21] S. Marity, D. Tripathy, T. K. Bhattacharya, and S. Banerjee, "Bifurcation analysis of PWM-I voltage-mode-controlled buck converter using the exact discrete model," *IEEE Trans. Circuits Syst. I*, vol. 54, no. 5, pp. 1120–1130, May 2007.
- [22] T. Qian, "Subharmonic analysis for buck converters with constant on-time control and ramp compensation," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1780–1786, May 2013.
- [23] C. Tse, Y. Lai, and M. Chow, "Control of bifurcation in current-programmed DC/DC converters: An alternative viewpoint of ramp compensation," in *Proc. IEEE Int. Conf. Ind. Electron., Control Instrum.*, Nagoya, Japan, Oct. 2000, vol. 4, pp. 2413–2418.
- [24] S. Parui and S. Banerjee, "Bifurcations due to transition from continuous conduction mode to discontinuous conduction mode in the boost converter," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 11, pp. 1464–1469, Nov. 2003.
- [25] C. Tse, *Complex Behavior of Switching Power Converters*. Boca Raton, FL, USA: CRC Press, 2004.
- [26] A. Aroudi, E. Rodriguez, R. Leyva, and E. Alarcon, "A design-oriented combined approach for bifurcation prediction in switched-mode power converters," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 57, no. 3, pp. 218–222, Mar. 2010.
- [27] M. Debbat, A. Aroudi, R. Giral, and L. Martinez-Salamero, "Stability analysis and bifurcations of SEPIC DC-DC converter using a discrete-time model," in *Proc. IEEE Int. Conf. Ind. Technol.*, Bangkok, Thailand, Dec. 2002, vol. 2, pp. 1055–1060.
- [28] R. Boylestad and L. Nashelsky, *Electronic Devices and Circuit Theory*, 10th ed. New York, NY, USA: Pearson, 2009.
- [29] W. Fan, K. Yuen, and H. Chung, "Dynamical modeling of power converters with power semiconductor filter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Charlotte, NC, USA, Mar. 2015, pp. 1999–2006.
- [30] A. Ghosh, S. Banerjee, M. K. Sarkar, and P. Dutta, "Design and implementation of type-II and type-III controller for DC-DC switched-mode boost converter by using K-factor approach and optimization techniques," *IET Power Electron.*, vol. 9, no. 5, pp. 938–950, Apr. 2016.



John Wing-to Fan (S'14) received the B.Eng. degree in electronic and communication, in 2013, from the City University of Hong Kong, Kowloon, Hong Kong, where he is currently working toward the Ph.D. degree in electronic engineering.

His current research interests include high-frequency power conversion, power factor correction, stability analysis of power converter, and active filtering techniques.

Mr. Fan received the student demonstration award at the IEEE Energy Conversion Congress and Exposition 2014 and the HKIE Outstanding Paper Award for Young Engineers/Researchers 2015, Hong Kong Institution of Engineers, for the power semiconductor filter technology.



Henry Shu-hung Chung (M'95–SM'03–F'16) received the B.Eng. and Ph.D. degrees in electrical engineering both from Hong Kong Polytechnic University, Hong Kong, in 1991 and 1994, respectively.

Since 1995 he has been with the City University of Hong Kong, Hong Kong. He is currently a Professor in the Department of Electronic Engineering and the Director of the Centre for Smart Energy Conversion and Utilization Research. He has edited one book, authored eight research book chapters, and more than 350 technical papers including 170 refereed journal

papers in his research areas, and holds 35 patents. His research interests include renewable energy conversion technologies, lighting technologies, smart grid technologies, and computational intelligence for power electronic systems.

Dr. Chung was the Chair of the Technical Committee of the High-Performance and Emerging Technologies, IEEE Power Electronics Society in 2010–2014. He is currently the Editor-in Chief of the IEEE POWER ELECTRONICS LETTERS, and the Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He has received many industrial awards for his invented energy saving technologies. He received the HKIE Outstanding Paper Award for Young Engineers/Researchers 2015, Hong Kong Institution of Engineers, for the power semiconductor filter technology.