

A Novel Adaptive Quasi-Constant On-Time Current-Mode Buck Converter

Chin-Fu Nien, Dan Chen, Sheng-Fu Hsiao, Le Kong, Ching-Jan Chen, Wei-Hao Chan, and Yen-Liang Lin

Abstract—There have been a variety of constant on-time (COT) controllers for dc power converter applications reported in recent years [1]–[5]. In this paper, a novel adaptive quasi-constant on-time current-mode control scheme is proposed and implemented in buck converters. While preserving the advantages of the conventional COT current-mode converters, this scheme allows fast transient response to step-load that is a critical requirement of a computer load with smart management. A small-signal model of the proposed circuit is also developed. Experimental results are also provided. This scheme is well suited for the next-generation dc converters for power management central-processor-unit devices.

Index Terms—Buck converter, constant on-time current-mode (COTCM), describing function (DF), voltage regulators (VRs).

I. INTRODUCTION

IN THE past several years, the dc power converters using the constant on-time current-mode (COTCM) control scheme has been adopted for many computer central-processor-unit (CPU) applications. There are three advantages of using this scheme for such an application. First, the current-mode scheme is well suited for the multiphase interleaved converters commonly employed for low-voltage high current applications [6], [7]. Second, it allows easy adjustment of converter output load line for achieving adaptive voltage positioning (AVP) feature commonly required for such an application [8]–[14]. And third, constant on-time scheme allows high conversion efficiency for both the heavy-load and the light-load conditions [15], [16].

However, there is a drawback for a conventional COTCM scheme in general, that is, the converter step-load transient is poor. The output voltage overshoot or undershoot caused by a step load is often exceedingly high. There is usually a stringent requirement placed for an acceptable over/undershoot voltage. To alleviate the problem, a large number of costly and bulky output capacitors are often required that increases the cost and

volume of the converter. There is a fundamental reason why this problem exists in using the conventional COTCM scheme, that is, the ON time duration remains fixed during the step-load transient regardless of input/output conditions. For example, when the load is suddenly reduced after the initiation of the on-time, the switch continues “ON” until it expires at the end of a predetermined fixed ON time. As such, energy is continually pumped into the output while the load demand is already reduced that causes unnecessarily high output voltage overshoot. There were papers reported [5], [17], [18] to change the “ON” time to alleviate problems that the fixed on-time may give rise to. In [17], a scheme was proposed to adjust the on-time duration to improve the circuit performances in steady-state operation. Yet it does not help the overshoot problem mentioned earlier, though with the name “adaptive on-time” in current-mode control. In [18], a high-frequency filter circuit is added to sense the output voltage at the load transience and change the on-time duration dynamically with current-mode constant on-time (COT) control. However, the addition of the filter complicates other circuit performance such as the circuit stability. The filter circuit parameters need tuning according to power stage parameters. That is not only troublesome but also impractical due to the fact that the filter cannot be integrated in the controller chip. In [5], the ramp pulse modulation scheme is presented, which focuses on similar issue, also aimed to solve this issue by changing the on-time dynamically. However, since it is the ripple-based COT control, making it hard to do the current-sharing in multiphase converters. Furthermore, no existing model is presented concerning this kind of control scheme. In this paper, a novel adaptive quasi-constant on-time current-mode (AQCOTCM) scheme will be proposed to improve the transient behavior while preserving the advantages of a basic COTCM.

In this paper, a dynamic on-time current mode (DOTCM) scheme will be proposed first. By analyzing the DOTCM scheme, it can be seen that while the step-load transient performance improves, there is a serious drawback of the DOTCM scheme. That is, the converter switching frequency varies widely with load condition even in CCM condition. So, the DOTCM scheme will then be modified to remove the drawback while preserving the fast-transient characteristic. This newly proposed scheme, the main focus of this paper, is the adaptive quasi-on-time current-mode scheme abbreviated as AQCOTCM. A small-signal model will also be developed for this scheme, and can be extended to multiphase structure. Simulations and experimental results will be given to verify the proposed AQCOTCM control scheme.

Manuscript received May 22, 2016; revised August 15, 2016 and October 16, 2016; accepted November 16, 2016. Date of publication December 1, 2016; date of current version May 9, 2017. This work was supported by a research grant from Richtek Corporation to Taiwan University. Recommended for publication by Associate Editor J. A. Cobos.

C.-F. Nien, D. Chen, S.-F. Hsiao, L. Kong, and C.-J. Chen are with the Department of Electrical Engineering, National Taiwan University, Taipei 10617, Taiwan (e-mail: pandadog123@gmail.com; Fellowchendy@ntu.edu.tw; e7226176@gmail.com; kongle92@gmail.com; Memberchenjim@ntu.edu.tw).

W.-H. Chan and Y.-L. Lin is with Richtek Technology Corporation, Chupei 30288, Taiwan (e-mail: well_chan@richtek.com; yl_lin@richtek.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2016.2633760




Fig. 1. (a) Circuit diagram of the proposed control schemes, (b) on-time generator, where COTCM: all color lines removed; DOTCM: only the dashed line removed; AQCOTCM: all lines connected.

II. PROPOSED AQCOTCM CONTROL SCHEME FOR BUCK CONVERTERS

As mentioned, a description of the DOTCM scheme will be given first, followed by the discussion of the circuit drawback. From the discussion, the proposed AQCOTCM scheme will be given.

A. Description of the DOTCM Circuit

Fig. 1(a) shows the circuit diagram of a buck converter with the proposed DOTCM control scheme when the colored solid lines are connected and dashed line is removed. If all the colored lines are removed, then it is the conventional COTCM circuit. It was mentioned earlier that the on-time T_{on} is fixed regardless of the load change in a conventional COTCM circuit that accounts for the slow output voltage response to step-load change. In the diagram, the colored solid line path provides a path for the control signal V_c to directly affect the initiation and the duration of the ON time. Any change in the output voltage is quickly reflected to V_c , which is amplified through a constant gain k_{gen} to become $V_{c_{fb}}$; then added V_{th} , a dc threshold voltage shown in Fig. 1(b), to become V_{mod} signal that directly affects the generation of T_{on} . As shown in the diagram, the inductor current is sensed to achieve PWM current-mode operation with the control signal V_c . And V_{ramp} signal is an external ramp signal for increasing noise margin [19], so can be used for stabilizing current loops in multiphase case [20]. Fig. 1(b) shows the circuit diagram of the on-time generator of a DOTCM circuit. The sawtooth waveform $V_{T_{on}}$ is generated when the current source $I_{T_{on}}$ is charging the $C_{T_{on}}$ capacitor during the main switch “ON” time, and is set to zero when the $C_{T_{on}}$ is shorted during the “OFF” time. As a comparison, the on-time generator of a conventional COTCM is shown in Fig. 1(b), with the red line removed. It can be seen that in DOTCM (with the red line connected) the V_{mod} signal, which is directly affected by V_o , is involved in the on-time generation. For example, if V_o suddenly rises due to a step-down load, then V_{mod} would be reduced that immediately leads to a smaller duty cycle during the transience. This would cut down the amount of energy being pumped to the output in accordance with the load demand during the transience, and that would reduce the output voltage overshoot. For the conventional COTCM scheme, that is not the case. Fig. 2(a) shows simulation waveforms of a step-load transient response




Fig. 2. (a) DOTCM result ($V_{shoot} = 387.53$ mV), where $k_{gen} = 12.5$. The encircled ON time is shortened from 2.76 to 2.41 μ s when the step-down load occurs. (b) COTCM result ($V_{shoot} = 465.57$ mV). Notice the encircled ON time remains at 2.76 μ s.

TABLE I
CIRCUIT PARAMETERS/CONDITIONS FOR SIMULATED VERIFICATION

Input voltage V_{in}	12 V
Output voltage V_o	3.3 V
Inductor L_s	10 μ H
DCR of inductor R_{L_s}	1 m Ω
Output capacitor C_o	44 μ F
ESR of capacitor R_{c_o}	5 m Ω
On-time generator modulation gain k_{gen}	12.5
Current sensing gain R_i	100 m Ω
Switching frequency at 7 A $f_{s,H}$	100.0 kHz
Current load step I_o	7 A \rightarrow 5 A
DC threshold voltage V_{th}	5 V

when the DOTCM scheme is used. As can be seen, right after the load-releasing step, the output voltage V_o increases. So, V_c and V_{mod} both decrease. Therefore, the “on-time” pulse is immediately shortened, reducing the amount of energy being delivered to the converter output capacitors. As a comparison, one can see from Fig. 2(b) for the case when a conventional COTCM scheme is used, the reaction of the “on-time” pulse duration stays unchanged, causing a delayed control reaction and longer “off-time” also due to excessive energy delivered to the output capacitors. Table I lists the converter component values and working conditions. In this particular example, a significant improvement of overshoot voltage from 465.57 to 387.53 mV was observed by using the DOTCM scheme. Similar conclusion can be made for undershoot voltage when a step-up load current is encountered. DOTCM scheme does improve the converter dynamic load transient. However, notice in the figure that the steady-state switching frequency of the DOTCM scheme is highly dependent on the load current level, unlike the case of the COTCM scheme. This is a serious drawback for the former because significant switching frequency variation hurts the overall converter efficiency. It can be proved that the switching frequency f_s can be expressed in terms of circuit components and conditions as

$$f_s = \frac{S_{T_{on}} \cdot D + k_{gen} \cdot (S_e + 0.5 \cdot S_f) \cdot (1 - D)}{k_{gen} \cdot R_i \cdot I_o + V_{th}} \quad (\text{for DOTCM}) \quad (1)$$

where S_e is the slope of the external ramp, S_f is the falling slope of the V_{CS} waveform, and $S_{T_{on}}$ is the rising slope of the $V_{T_{on}}$ waveform. $s_{T_{on}}$ is equal to $(I_{T_{on}} / C_{T_{on}})$. Equation (1) is obtained under the assumption that the converter is operated in CCM, with V_c ripple much smaller than its dc value, and all the slope parameters mentioned are regarded as constant values.




Fig. 3. AQCOTCM waveform during load transient ($V_{\text{shoot}} = 337.55$ mV), where $k_{\text{gen}} = 12.5$. The encircled on-time is shortened from 2.76 to 2.19 μs when the step-down load occurs, but recovers to 2.76 μs in steady state.

B. Description of the Proposed AQCOTCM Scheme

While the transient response of a DOTCM converter improves dramatically as shown in Fig. 2, the steady-state switching frequency is also altered significantly. From (1), one can see that the steady-state switching frequency f_s is inversely related to the load current I_o when operated even under a continuous conduction mode. This is a significant drawback of the DOTCM scheme because it is difficult to optimize the converter design, in terms of converter size and conversion efficiency, if the switching frequency varies over a large range. In the DOTCM scheme, the V_{mod} signal is used to modulate the on-time. When the load current level is decreased, V_c is reduced that makes V_{mod} smaller also. And, therefore, the on-time T_{on} is decreased from 2.76 to 2.26 μs , as shown in Fig. 2(a). This is the mechanism for a fast load transient response. Under the steady-state condition, same mechanism applies. Therefore, T_{on} value varies with load current level. Since the duty cycle remains essentially the same under a continuous conduction mode, the switching frequency also varies with load current level under steady-state condition. It is desirable to remove this drawback while preserving the fast transient feature of the DOTCM scheme. This can be accomplished by the proposed V_{mod} signal set by (2) in which V_{CS} is subtracted from V_c . Since V_c tracks the V_{CS} level in steady state by the current loop, the steady-state load current effect on V_c and V_{CS} cancel out each other, and therefore, removes the load-dependent effect of the switching frequency. During the step-load transient, V_c reacts quickly, while V_{CS} cannot change quickly due to the existence of the inductor. So, the V_{mod} signal reacts quickly and causes a quick T_{on} change to speed up the transient response. To implement (2), a proposed circuit diagram is given in Fig. 1, with all the dashed and solid colored lines connected. This is the proposed AQCOTCM scheme. The word ‘‘adaptive’’ is used to describe the fact that the ON time T_{on} during the transience is adaptive to load change, and the word ‘‘quasi’’ is used to describe the fact that it is still essentially a constant on-time operation during the steady-state condition independent of load level

$$v_{\text{mod}}(t) = k_{\text{gen}} [v_c(t) - v_{\text{CS}}(t)] + V_{\text{th}}. \quad (2)$$

Fig. 3 shows the simulated waveforms for the case of a buck converter using the AQCOTCM scheme. The same parameters listed in Table I were used in the simulations. As can be seen from the waveforms, the steady-state on-times are indistinguishable for different load current level. And the first on-time pulse

right after the load change is adaptively shortened from 2.76 to 2.19 μs .

Fig. 4 compares the overshoot and the undershoot for different k_{gen} values, where the component values and working conditions are listed in Table II. The transient behavior of the COTCM scheme is given for comparison purpose. In fact, one can consider COTCM scheme is a special case of AQCOTCM in which k_{gen} is zero.

1) *Derivation of the Steady-State Switching Frequency of a Buck Converter Employing the AQCOTCM Scheme:* Fig. 5 shows the theoretical waveforms and the mechanism that determine the ‘‘ON’’ time and the ‘‘OFF’’ time of the T_{on} generating circuit. Fig. 5(a) shows the on-time modulation waveforms and Fig. 5(b) shows the off-time modulation waveforms. In Fig. 5(a), point X is the point that V_{Ton} touches V_{mod} , thus (3) can be obtained. In Fig. 5(b), point Y is the point that V_{CS} touches $(V_{\text{ramp}} + V_c)$, thus the relation of (4) can be obtained, assuming that V_c ripple magnitude is negligible compared to its average value. By substituting the V_c of (4) into (3), one can obtain (5). From (5), one can see that f_s is independent of I_o , unlike the case for the DOTCM scheme

$$\begin{cases} X : S_{T_{\text{on}}} T_{\text{on}} = v_{\text{mod}}(t = T_{\text{on}}) \\ \quad = k_{\text{gen}} \cdot [V_c - v_{\text{CS}}(t = T_{\text{on}})] + V_{\text{th}} \quad (3) \\ Y : V_c + S_e T_{\text{off}} = v_{\text{CS}}(t = T_{\text{on}} + T_{\text{off}}) \\ \quad = v_{\text{CS}}(t = T_{\text{on}}) - S_n T_{\text{on}} \quad (4) \end{cases}$$

$$f_s = \frac{S_{T_{\text{on}}} + k_{\text{gen}} S_n \left(1 + \frac{S_e}{S_f}\right)}{V_{\text{th}}} \cdot D \quad (\text{for AQCOTCM}). \quad (5)$$

III. EXPERIMENTAL AND SIMULATION RESULT

A. Experimental Platform

Fig. 6(a) shows the photo of an experimental chip die of the controller IC with both COTCM and AQCOTCM control functions embedded. Fig. 6(b) shows the experimental setup in which there is a CPU emulator, which can be controlled by the users to interface with the controller IC through I²C communication link to interchange between the COTCM and the AQCOTCM controllers. It can also be used to change the converter output load current level for a step-load transient test. The circuit parameters/conditions are listed in Table II.

B. Single-Shot Transient Experiment Results

Fig. 7 shows the waveforms associated with single-shot step-load tests for both the AQCOTCM scheme and COTCM scheme. Both the step-up load (from 1 to 11 A) and the step-down load (from 11 to 1 A) were conducted. For a converter, the overshoot or undershoot depends, among other conditions, on the timing of the occurrence of the load step with respect to the on-time pulse. The results obtained in Fig. 7 are the worst scenario, i.e., the load step occurs exactly at the leading edge of the on-time pulse. From the figures, the output voltage overshoot V_{OS} and undershoot V_{US} are in favor of the AQCOTCM case. Notice that in this particular controller, AVP function is embedded. This can




Fig. 4. (a) Overshoot comparison (I_o : 11 A \rightarrow 6 A): COTCM—20.65 mV; AQCOTCM (with $k_{gen} = 1$)—16.43 mV; AQCOTCM (with $k_{gen} = 2.5$)—9.80 mV, (b) undershoot comparison (I_o : 6 A \rightarrow 11 A): COTCM—7.98 mV; AQCOTCM (with $k_{gen} = 1$)—5.30 mV; AQCOTCM (with $k_{gen} = 2.5$)—2.44 mV.

TABLE II
CIRCUIT PARAMETERS/CONDITIONS FOR SIMULATED VERIFICATION

Input voltage V_{in}	19 V
Output voltage V_o	0.9 V
Inductor L_s	470 nH
Output capacitor C_o	220 μ F
ESR of capacitor R_{c_o}	0 m Ω
On-time generator modulation gain k_{gen}	1
Current sensing gain R_i	75.936 m Ω
External ramp slope S_c	111 kV/s
DC threshold voltage V_{th}	1.2 V
On-time generation voltage rising slope S_{Ton}	6.5 MV/s
Switching frequency at 11 A $f_{s,H}$	413 kHz






Fig. 5. CCM Waveforms determining (a) on-time and (b) off-time.



(a)



(b)

Fig. 6. (a) Die photo of controller IC, (b) experimental platform of the test circuit.




Fig. 7. Single step-load transient tests (a) overshoot (COTCM), (b) overshoot (AQCOTCM), (c) undershoot (COTCM), and (d) undershoot (AQCOTCM).

be seen from the figure that the steady-state V_o level is increased slightly as the load level is decreased. For this reason, the steady-state switching frequency varies slightly, in accordance with (5) due to the change of duty cycle D .

It should be noted that the advantage of the AQCOTCM scheme increases with the steady-state ON time requirement. For the same frequency of operation, the larger the ON time, the larger the duty cycle. In this particular example, a 19–0.9 V conversion, the duty cycle is very low, approximately 5%. The improvement is already apparent. For the cases with higher duty cycle requirement, normally the improvement should be even more pronounced.

C. Dynamic Load Experiment

For CPU V-core applications, there is a stringing requirement imposed by INTEL Corporation on dynamic load test [21]. In the test, the load current excitation waveform is a periodical square wave of varying frequency from 1 kHz to 1 MHz, with the minimum load $I_{o,min}$ and the maximum $I_{o,max}$ excitation specified. As pointed out earlier, the overshoot/undershoot depends on the timing of the step-load occurrence with respect to the on-pulse, and on the load current magnitude and frequency. The worst sum of V_{OS} and V_{US} under this condition must stay within a specified limit. The test results listed in Table III was obtained

TABLE III
DYNAMIC LOAD RESULT COMPARISON OF COTCM AND AQCOTCM CIRCUIT

	COTCM (12 MLCC)	AQCOTCM (12 MLCC)	Improvement in AQCOTCM	Total Improvement in AQCOTCM	AQCOTCM (11 MLCC)
Worst Overshoot $V_{OS,max}$	170.95 mV	163.42 mV	7.53 mV	10.39 mV	168.75 mV
Worst Undershoot $V_{US,max}$	59.05 mV	56.19 mV	2.86 mV		58.09 mV




Fig. 8. (a) Complete open-loop model, (b) open-loop equivalent circuit; both are for current-mode control.

under the condition of $I_{o,min} = 1$ A and $I_{o,max} = 11$ A. The worst overshoot/undershoot results were recorded in a storage scope while the exciting frequency varies from 1 kHz to 1 MHz as mandated. In the table, it is indicated in the first two columns that there were 12 Multi-Layer Ceramic Capacitors (MLCC) used. Each MLCC is a 22- μ F capacitor. One can see the improvement by using the AQCOTCM scheme, compared to the conventional COTCM. The total improvement of ($V_{OS} + V_{US}$) is 10.39 mV. The result indicated in the last column of the table were obtained by removing one output MLCC capacitor.

As it can be seen, by using the AQCOTCM, the total number of the output capacitors can be reduced from 12 to 11, and still perform better than the COTCM in the dynamic load tests. As mentioned in Section III-B, the improvement can be even more pronounced for the cases of lower voltage conversion ratio.

IV. SMALL-SIGNAL MODEL FOR AQCOTCM CONTROLLED BUCK SCHEME

For the design of a buck converter using the proposed AQCOTCM scheme, it is desirable to develop a control model. Fig. 8 shows the general control block diagram of a converter using current-mode control [21]. For a buck converter using the AQCOTCM scheme, the block diagram is applicable except that the transfer function $DF_{vc}(s)$, $FB_{vo}(s)$, and $FF_{vin}(s)$ must be derived according to AQCOTCM scheme. Using the derived $DF_{vc}(s)$, $FB_{vo}(s)$, $FF_{vin}(s)$, and the block diagram, the ultimate goal is to obtain the control (v_c)-to-output voltage (v_o) transfer




Fig. 9. (a) Adding a perturbing small-signal \hat{v}_c to V_c for deriving the $DF_{vc}(s)$. (b) Perturbed waveforms(dotted waveforms) for on-time calculation. (c) Perturbed waveforms(dotted waveforms) for off-time calculation.

function $G_{vc}(s)$, which serves as the basis for the voltage loop compensator design to ensure stability. In this section, derivations of $DF_{vc}(s)$, $FB_{vo}(s)$, $FF_{vin}(s)$, and $G_{vc}(s)$ will be given. The complete open-loop model in Fig. 8(a) can be modified as an equivalent circuit model, as shown in Fig. 8(b).

A. Derivation of $DF_{vc}(s) (\equiv i_L / v_c, \text{Control-to-Inductor Current Transfer Function})$

Transfer functions $DF_{vc}(s)$ will be derived using the describing function approach [22]–[27]. A standard procedure is given below to obtain the $DF_{vc}(s)$.

Step 1: Calculating the Perturbed ON-Time and OFF-Time

To derive $DF_{vc}(s)$, it is required to perturb a signal \hat{v}_c of frequency f_m to the control voltage V_c , as depicted by Fig. 9(a). It is much more difficult to derive the $DF_{vc}(s)$ for the AQCOTCM scheme than that of the COTCM scheme, because the perturbed signal in this case affects both the on-time and the off-time, as shown in Fig. 9(b) and (c). The perturbed on-time difference $\Delta T_{on,i}$ and off-time difference $\Delta T_{off,i}$ in the i_{th} period, are expressed by (6) and (7)

$$\Delta T_{on,i} \approx \frac{k_{gen}}{S_{Ton} + k_{gen}S_n} \left\{ 2\hat{v}_c \cos \left(2\pi f_m \left[(i-1)T_{sw} + \frac{T_{on}}{2} \right] - \theta \right) \sin \left(2\pi f_m \frac{T_{on}}{2} \right) \right\} - \frac{k_{gen}S_e}{S_{Ton} + k_{gen}S_n} \Delta T_{off,i-1} \quad (6)$$

$$\Delta T_{off,i} \approx \frac{S_n}{(S_f + S_e)} \Delta T_{on,i} + \frac{S_e}{S_f + S_e} \Delta T_{off,i-1} - \frac{2}{(S_f + S_e)} \hat{v}_c \cos \left[2\pi f_m \left((i-1)T_{sw} + \frac{T_{sw}}{2} \right) - \theta \right] \sin \left(2\pi f_m \frac{T_{sw}}{2} \right). \quad (7)$$

Step 2: Performing Fourier Analysis of the Duty Function

Since both the perturbed on-time and off-time are found in Step 1, the perturbed duty cycle function can also be found. The perturbed duty cycle function can be found with the relationship of the perturbed on-time and off-time given in (6) and (7). The perturbed control signal $v_c(t) = V_c + \hat{v}_c \sin(2\pi f_m t - \theta)$ is hidden in the perturbed duty cycle function $d(t)$. The Fourier coefficient $c_m(d)$ of duty cycle function can be expressed as

$$c_m(d) \approx \frac{j2\pi f_m}{N\pi} \sum_{i=1}^M e^{-j2\pi f_m [(i-1)T_{sw} + T_{on}]} \times \left[\left(\sum_{k=1}^i \Delta T_{on,k} + \sum_{k=1}^{i-1} \Delta T_{off,k} \right) (1 - e^{-j2\pi f_m T_{off}}) - e^{-j2\pi f_m T_{off}} \Delta T_{off,i} \right] \quad (8)$$

where N and M shows the commensurability of f_m and f_s , which can be defined as the smallest positive integer-pairs to make $N/M = f_m/f_s$.

Step 3: Obtaining $DF_{vc}(s)$

The inductor current $i_L(t)$ can be expressed as

$$i_L(t) = \int_0^t \left[\frac{V_{in}}{L_s} d(t) - \frac{V_{out}}{L_s} \right] dt + i_{L0}. \quad (9)$$

Fourier coefficient of the inductor current then can be found by applying Fourier series into (9) as

$$c_m = \frac{1}{j2\pi f_m} \frac{V_{in}}{L_s} c_m(d). \quad (10)$$

Substituting (6) and (7) into (9) and (10), $DF_{vc}(s)$ can be expressed as (11)

$$DF_{vc}(s) \equiv \frac{i_L(s)}{v_c(s)} \Big|_{\substack{i_o(s)=0 \\ v_{in}(s)=0 \\ v_o(s)=0}} = \frac{c_m}{\hat{v}_c e^{-j\theta}} = \frac{V_{in} f_s}{L_s s} \frac{N_F(s)}{1 - e^{-sT_{sw}}} \quad (11)$$

where

$$N_F(s) \equiv \left[\frac{k_{gen} S_e}{S_{TN}} (1 - e^{-sT_{off}}) e^{-sT_{on}} + (1 - e^{-sT_{on}}) \right] \cdot M_F(s) + \frac{k_{gen}}{S_{TN}} \cdot (1 - e^{-sT_{off}}) (1 - e^{-sT_{on}})$$

$$M_F(s) \equiv \frac{(1 - e^{-sT_{sw}}) - \frac{k_{gen} S_n}{S_{TN}} (1 - e^{-sT_{on}}) e^{-sT_{off}}}{S_{FE}(s)}$$

$$S_{FE}(s) \equiv (S_f + S_e) - S_e \frac{S_{T_{on}}}{S_{TN}} e^{-sT_{sw}}$$

$$S_{TN} \equiv S_{T_{on}} + k_{gen} S_n.$$

Step 4: Simplifying the Model using Padé Approximation

Equation (11) can be simplified by using Padé approximation, and the result is given as follows:

$$DF_{vc}(s) = \frac{i_L(s)}{v_c(s)} \Big|_{\substack{i_o(s)=0 \\ v_{in}(s)=0 \\ v_o(s)=0}} \approx \frac{V_{in} f_s}{L_s s} \frac{k_{gen}}{S_{TN}} \left\{ \left[S_e \left(\frac{sT_{sw}}{1 + \frac{s}{Q_1 \omega_{sw1}} + \frac{s^2}{\omega_{sw1}^2}} - \frac{sT_{on}}{1 + \frac{s}{Q_1 \omega_{on1}} + \frac{s^2}{\omega_{on1}^2}} \right) + \frac{S_{TN}}{k_{gen}} \frac{sT_{on}}{1 + \frac{s}{Q_1 \omega_{on1}} + \frac{s^2}{\omega_{on1}^2}} \right] M_{F,Padé}(s) + \frac{sT_{off}}{1 + \frac{s}{Q_1 \omega_{off1}} + \frac{s^2}{\omega_{off1}^2}} + \frac{sT_{on}}{1 + \frac{s}{Q_1 \omega_{on1}} + \frac{s^2}{\omega_{on1}^2}} - \frac{sT_{sw}}{1 + \frac{s}{Q_1 \omega_{sw1}} + \frac{s^2}{\omega_{sw1}^2}} \right\} / \left(\frac{sT_{sw}}{1 + \frac{s}{Q_1 \omega_{sw1}} + \frac{s^2}{\omega_{sw1}^2}} \right) \quad (12)$$

where

$$Q_1 = \frac{2}{\pi}, \omega_{sw1} = \frac{\pi}{T_{sw}}, \omega_{on1} = \frac{\pi}{T_{on}}, \omega_{off1} = \frac{\pi}{T_{off}}$$

$$M_{F,Padé}(s) \equiv \frac{\frac{S_{T_{on}}}{S_{TN}} \frac{sT_{sw}}{1 + \frac{s}{Q_1 \omega_{sw1}} + \frac{s^2}{\omega_{sw1}^2}} + \frac{k_{gen} S_n}{S_{TN}} \frac{sT_{off}}{1 + \frac{s}{Q_1 \omega_{off1}} + \frac{s^2}{\omega_{off1}^2}}}{S_f + S_e \frac{k_{gen} S_n}{S_{TN}} + S_e \frac{S_{T_{on}}}{S_{TN}} \frac{sT_{sw}}{1 + \frac{s}{Q_1 \omega_{sw1}} + \frac{s^2}{\omega_{sw1}^2}}}.$$

B. Derivation of $FF_{vin}(s)$ and $FB_{vo}(s)$

Not only does control voltage affect inductor current, but also input and output voltage. Feed-forward gain $FF_{vin}(s)$ is the input voltage-to-inductor current transfer function, while the feedback gain $FB_{vo}(s)$ is the output voltage-to-inductor current transfer function. Both $FF_{vin}(s)$ and $FB_{vo}(s)$ can be derived following the basic approach as described in the derivation of $DF_{vc}(s)$. The results are shown in (13)–(16)

$$FF_{vin}(s) \equiv \frac{i_L(s)}{v_{in}(s)} \Big|_{\substack{i_o(s)=0 \\ v_o(s)=0 \\ v_c(s)=0}} = \frac{1}{L_s s} \left[D + V_{in} \frac{f_s}{S_F(s)} \frac{1 - e^{-sT_{on}}}{s \frac{L_s}{R_i}} \frac{S_{T_{on}}}{S_{TN}} \left\{ [S_{T_{on}} - k_{gen}(S_f + S_e)] \frac{1 - e^{-sT_{off}}}{1 - e^{-sT_{sw}}} - S_{T_{on}} \right\} \right] \quad (13)$$

$$\approx \frac{T_{on}}{2L_s} \left[\frac{\left(1 + \frac{2S_e}{S_f}\right) S_{T_{on}}}{S_{T_{on}} + k_{gen} S_n + k_{gen} S_e \frac{1-D}{D}} \right] \quad (14)$$

$$FB_{vo}(s) \equiv \frac{i_L(s)}{v_o(s)} \Big|_{\substack{i_o(s)=0 \\ v_{in}(s)=0 \\ v_c(s)=0}} = \frac{1}{L_s s} \times \left[V_{in} \frac{f_s}{sL_s/R_i} \frac{N_F(s)}{1 - e^{-sT_{sw}}} - 1 \right] \quad (15)$$

$$\approx -\frac{T_{\text{on}}}{2L_s} \left[\frac{\left(1 + \frac{2S_e}{S_f} \frac{1}{D}\right) S_{T\text{on}} + k_{\text{gen}} S_e \left(\frac{1-D}{D}\right)^2}{S_{T\text{on}} + k_{\text{gen}} S_n + k_{\text{gen}} S_e \frac{1-D}{D}} \right]. \quad (16)$$

C. Derivation of $G_{\text{vc}}(s)$

From Fig. 8(b), the control-to-output transfer function $G_{\text{vc}}(s)$ can be expressed by

$$G_{\text{vc}}(s) = \frac{v_o(s)}{v_c(s)} \Big|_{\substack{i_o(s)=0 \\ v_{\text{in}}(s)=0}} = D f_{\text{vc}}(s) \cdot Z_o(s) \quad (17)$$

where

$$\begin{aligned} Z_o(s) &\equiv \frac{v_o(s)}{i_o(s)} \Big|_{\substack{v_{\text{in}}(s)=0 \\ v_c(s)=0}} = Z_F(s) || Z_p(s) \\ &= \frac{Z_p(s)}{1 - Z_p(s) \cdot f_{B_{\text{vo}}}(s)} \\ Z_F(s) &= \frac{-1}{f_{B_{\text{vo}}}(s)} \end{aligned}$$

and $Z_p(s)$ is the load impedance parallel to the converter, which is serial impedance of the C_o and R_{co} . Using (12) and (16), $G_{\text{vc}}(s)$ can be obtained. Through this equivalent circuit, a multiplication relationship between $G_{\text{vc}}(s)$, $D f_{\text{vc}}(s)$, and $Z_o(s)$ can be obtained. This is exactly a picture for all current-mode-controlled circuit, showing that the a current-mode-controlled circuit transforms the inductor into a current source in parallel with a feedback impedance $Z_F(s)$, making current-mode control behave differently from the conventional voltage-mode control.

$G_{\text{vc}}(s)$ is a key transfer function based on which the voltage-loop compensator design can be determined. However, it is a complicated transfer function from which important information such as poles and zeros cannot be easily determined for compensation design. A simplified $G_{\text{vc}}(s)$ model will be developed in the following sections.

D. Derivation of Simplified $G_{\text{vc}}(s)$ Model

Several assumptions are made in the derivation: 1) the duty is less than 0.2; 2) the load is ‘‘current load,’’ rather than ‘‘resistive load,’’ and 3) The ESR of the power-stage capacitors is much smaller than $(1/|FB_{\text{vo}}|)$. The assumptions are valid for most dc converters for CPU applications.

The result is shown in the following equation, where $G_{\text{vc, sim}}(s)$ is the simplified $G_{\text{vc}}(s)$ function:

$$\begin{aligned} G_{\text{vc, sim}}(s) &\equiv \frac{v_o(s)}{v_c(s)} \Big|_{\substack{i_o(s)=0 \\ v_{\text{in}}(s)=0}} \\ &\approx K_{\text{AQ}} \cdot \frac{1}{1 + \frac{s}{\omega_{p, \text{AQ}}}} \cdot \frac{1 + \frac{s}{Q_{z, \text{AQ}} \omega_{z, \text{AQ}}} + \frac{s^2}{\omega_{z, \text{AQ}}^2}}{1 + \frac{s}{Q_{e, \text{AQ}} \omega_{\text{sw}1}} + \frac{s^2}{\omega_{\text{sw}1}^2}} \\ &\quad \cdot \frac{1 + \frac{s}{\omega_{z, \text{ESR}}}}{1 + \frac{s}{Q_1 \omega_{\text{on}1}} + \frac{s^2}{\omega_{\text{on}1}^2}} \end{aligned} \quad (18)$$




Fig. 10. Bode plots of ‘‘AQCOTCM’’ controlled buck control-to-output using simplified $G_{\text{vc}}(s)$ model and its pole-zero-location with comparison to the one using the Padé approximated model.




Fig. 11. Plots of loop gain function for verification.

where

$$\begin{aligned} K_{\text{AQ}} &= \frac{1}{R_i \cdot |FB_{\text{vo}}|} \cdot |FB_{\text{vo}}| \\ &= \frac{T_{\text{on}}}{2L_s} \left[\frac{\left(1 + \frac{2S_e}{S_f} \frac{1}{D}\right) S_{T\text{on}} + k_{\text{gen}} S_e \left(\frac{1-D}{D}\right)^2}{S_{T\text{on}} + k_{\text{gen}} S_n + k_{\text{gen}} S_e \frac{1-D}{D}} \right], \\ \omega_{p, \text{AQ}} &= \frac{|FB_{\text{vo}}|}{C_o}, \omega_{z, \text{ESR}} = \frac{1}{R_{\text{co}} C_o}, \omega_{z, \text{AQ}} \\ &= \sqrt{\frac{S_{T\text{N}} + \frac{1}{2} k_{\text{gen}} S_f + k_{\text{gen}} S_e \frac{1-D}{D}}{S_{T\text{N}} + k_{\text{gen}} S_f + k_{\text{gen}} S_e \cdot \left(\frac{k_{\text{gen}} S_n}{S_{T\text{N}}} + D\right)}} \omega_{\text{sw}1}, \\ Q_{e, \text{AQ}} &= \frac{Q_1}{1 + \frac{2S_e \frac{S_{T\text{on}}}{S_{T\text{N}}}}{S_f + S_e \frac{k_{\text{gen}} S_n}{S_{T\text{N}}}}}, Q_{z, \text{AQ}} \\ &= \frac{S_{T\text{N}} + \frac{1}{2} k_{\text{gen}} S_f + k_{\text{gen}} S_e \frac{1-D}{D}}{S_{T\text{N}} + k_{\text{gen}} S_f + k_{\text{gen}} S_e} \cdot \frac{\omega_{\text{sw}1}}{\omega_{z, \text{AQ}}} \cdot Q_1 \\ S_{T\text{N}} &= S_{T\text{on}} + k_{\text{gen}} S_n, Q_1 = \frac{2}{\pi}, \omega_{\text{sw}1} = \frac{\pi}{T_{\text{sw}}}, \omega_{\text{on}1} = \frac{\pi}{T_{\text{on}}}. \end{aligned}$$

In (18), all the poles and zeros are easily identifiable. Fig. 10 gives plots of the theoretical $G_{\text{vc}}(s)$, $G_{\text{vc, sim}}(s)$ and simulated




Fig. 12. Circuit diagrams of n -phase AQCOTCM controlled buck based on (a) pulse distribution structure; (b) PLL structure; (c) bode plots of two-phase “AQCOTCM” controlled buck control-to-output $G_{vc}(s)$ based on pulse distribution structure.

result based on parameters listed in Table II. They all agree well with one another up to half switching frequency. From the plot, there are poles and zeros. Starting from the first pole ① from the left, it is the low-frequency pole of $\omega_{p,AQ}$, which would be affected by C_o and $|FB_{vo}|$. Then, the next two poles are ② and ④, which are a pair of poles splitting from half switching frequency $\omega_{sw,1}$, and their splitting extent is affected by their Q factor $Q_{e,AQ}$, which has a lot to do with external ramp slope S_e . The larger s_e results in smaller $Q_{e,AQ}$, thus further splitting apart. There are still a pair of complex zeros ③ on the location of $\omega_{z,AQ}$ which is around $\omega_{sw,1}$ with Q factor $Q_{z,AQ}$. Finally, a pair of complex poles ⑤ on half on-time frequency $\omega_{on,1}$. There is an ESR zero $\omega_{z,ESR}$ ⑥, that is too high frequency to be marked on this plot. Its dc gain, which can be identified in the low-frequency part of the plot, is K_{AQ} , which is the inverse of its $|FB_{vo}|$ and R_i product.

E. Voltage Loop Gain Bode Plot Measurement With AQCOTCM Control

Measurement of $G_{vc}(s)$ cannot be done because the terminal for injecting \hat{v}_c signal is inside the IC and is not accessible. However, the loop gain function, that contains $G_{vc}(s)$ and compensating network, was measured. The circuit parameters/conditions are listed in Table II. The loop gain measurement result, along with the simulation result and the model prediction, is shown in Fig. 11. They all agree well. This proves that the model developed can be used for designing the compensating network.

V. EXTENSION TO MULTIPHASE CIRCUITS

In a CPU application, large output current and low output voltage are usually required. Therefore, multiphase interleaving is usually required to achieve such purpose. The concept described in this paper can be extended to the case of multiphase circuit. Fig. 12(a) and (b) shows the diagrams in which the dotted boxes are added to make them function as AQCOTCM.

In Fig. 12(a), which is called the pulse distribution structure, there is only one current sensor, and the “distributor” box is to distribute its output signal to one of these phases [20]. In Fig. 12(b), which is called the phase-locked loop (PLL) structure, each phase current is sensed and fed back to both the comparator and the PLL-embedded on-time generator [28]. The former is simpler and less costly but the performances of the transient response are not as good as the latter. Also, there is an instability issue, but it can be alleviated by using an external ramp [28].

The pulse distribution structure is more popular among commercial products because of its simplicity. The model for the n -phase circuit model can be obtained simply by replacing the L_s , the T_{sw} and the V_{in} in (18), respectively, by (L_s/n) , (T_{sw}/n) , (V_{in}/n) . Fig. 12(c) gives a plots of the $G_{vc}(s)$ result of a two phase (i.e., $n = 2$) AQCOTCM controlled buck. It agrees well with simulation result.

VI. CONCLUSION

A novel AQCOTCM control scheme is proposed and implemented for the buck converters. This scheme was verified by simulations and hardware experiments. A small-signal control model is also developed using a describing function approach. The model can be used for the design of the control circuit. Extension of this concept to multiphase structure is also presented.

The proposed scheme combines the advantages of a current-mode control, a COT operation, and fast step-load transient response, and is particularly suitable for next generation smart-power CPU load.

ACKNOWLEDGMENT

The authors would like to thank SIMPLIS Technologies Corporation, USA, for providing SIMPLIS simulation tool.

REFERENCES

- [1] Y.-C. Lin, C.-J. Chen, D. Chen, and B. Wang, "A ripple-based constant on-time control with virtual inductor current and offset cancellation for dc power converters," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4301–4310, Oct. 2012.
- [2] C. Song, "Accuracy analysis of constant-on current-mode dc–dc converters for powering microprocessors," in *Proc. IEEE Appl. Power Electron. Conf.*, 2009, pp. 97–101.
- [3] Richtek, "3 A, 1 MHz, 5.5 V CMCOT synchronous step-down converter," *Doc. RT5797A datasheet*, 2015.
- [4] S. Chattopadhyay and S. Das, "A digital current-mode control technique for dc–dc converters," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1718–1726, Nov. 2006.
- [5] R. Redl and J. Sun, "Ripple-based control of switching regulators—An overview," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2669–2680, Dec. 2009.
- [6] W. Huang, D. Clavette, G. Schuellein, M. Crowther, and J. Wallace, "System accuracy analysis of the multiphase voltage regulator module," *IEEE Trans. Power Electron.*, vol. 22, no. 3, pp. 1019–1026, May 2007.
- [7] C. Song and J. L. Nilles, "Multiple-phase high-accuracy hysteretic current-mode voltage regulator for powering microprocessors," in *Proc. IEEE Appl. Power Electron. Conf.*, 2008, pp. 517–522.
- [8] K. Yao *et al.*, "Adaptive voltage position design for voltage regulators," in *Proc. IEEE Appl. Power Electron. Conf.*, 2004, pp. 272–278.
- [9] C.-J. Chen, D. Chen, M. Lee, and E. K.-L. Tseng, "Modeling and design considerations of a novel high-gain peak current control scheme to achieve adaptive voltage positioning (AVP) for DC Power Converters," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2942–2950, Dec. 2009.
- [10] *Voltage Regulator-Down (VRD) 11.0 Processor Power Delivery Design Guidelines—For Desktop LGA775 Socket*, Intel Corporation, Nov. 2006.
- [11] M. Lee, D. Chen, K. Huang, C.-W. Liu, and B. Tai, "Modeling and design for a novel adaptive voltage positioning (AVP) scheme for multiphase VRMs," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1733–1742, Jul. 2008.
- [12] A. V. Peterchev and S. R. Sanders, "Load-line regulation with estimated load-current feedforward: Application to microprocessor voltage regulators," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1704–1717, Nov. 2006.
- [13] J. Sun, J. Zhou, M. Xu, and F. C. Lee, "A novel input-side current sensing method to achieve AVP for future VRs," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1235–1242, Sep. 2006.
- [14] Y.-J. Chen, D. Chen, Y.-C. Lin, and C.-J. Chen, "A novel constant on-time current-mode control scheme to achieve adaptive voltage positioning for dc power converters," in *Proc. IEEE Ind. Electron. Soc. Conf.*, 2012, pp. 104–109.
- [15] J. Sun, "Characterization and performance comparison of ripple-based control for voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 346–353, Mar. 2006.
- [16] X. Zhou, M. Donati, L. Amoroso, and F. C. Lee, "Improved light-load efficiency for synchronous rectifier voltage regulator module," *IEEE Trans. Power Electron.*, vol. 15, no. 5, pp. 826–834, Sep. 2000.
- [17] Y. Li, X. Lai, Q. Ye, B. Yuan, X. Jia, and F. Chen, "A current-mode buck DC-DC controller with adaptive on-time control," *J. Semicond.*, vol. 30, no. 2, pp. 25007-1–25007-7, Feb. 2009.
- [18] W. W. Chen, J. F. Chen, S. F. Hsiao, J. R. Huang, and W. Y. Ting, "Improved transient response using high-frequency feedback control circuit of the constant current ripple constant on-time with native adaptive voltage positioning design for voltage regulators," *IET Power Electron.*, vol. 6, no. 9, pp. 1948–1955, Nov. 2013.
- [19] M. Schurmann, "Not all jitter is created equal: Understanding jitter in switching power supplies," *Texas Instrument, Appl. Rep. SLUA747A*, May 2015.
- [20] S. Tian, F. C. Lee, J. Li, Q. Li, and P. H. Liu, "A three-terminal switch model of constant on-time current mode with external ramp compensation," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7311–7319, Oct. 2016.
- [21] Intel, "Voltage regulator-down (VRD) 10.1 design guide," *Intel Corporation, Doc. 302356–004*, Apr. 2005.
- [22] J. Li and F. C. Lee, "New modeling approach and equivalent circuit representation for current-mode control," *IEEE Trans. Power Electron.*, vol. 25, no. 5, pp. 1218–1230, May 2010.
- [23] R. D. Middlebrook, "Modeling current-programmed buck and boost regulators," *IEEE Trans. Power Electron.*, vol. 4, no. 1, pp. 36–52, Jan. 1989.
- [24] R. B. Ridley, "A new, continuous-time model for current-mode control," *IEEE Trans. Power Electron.*, vol. 6, no. 2, pp. 271–280, Apr. 1991.
- [25] S.-F. Hsiao, D. Chen, C.-J. Chen, and H.-S. Nien, "A new multiple-frequency small-signal model for high-bandwidth computer v-core regulator applications," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 1185–1192, Jan. 2016.
- [26] Y. Qiu, M. Xu, K. Yao, J. Sun, and F. C. Lee, "Multifrequency small-signal model for buck and multiphase buck converters," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1185–1192, Sep. 2006.
- [27] M. K. Kazimierzczuk, "Transfer function of current modulator in PWM converters with current-mode control," *IEEE Trans. Circuits Syst. I, Fund. Theory Appl.*, vol. 47, no. 9, pp. 1407–1412, Sep. 2000.
- [28] P.-H. Liu, F. C. Lee, and Q. Li, "Hybrid interleaving with adaptive pll loop for adaptive on-time controlled switching converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2014, pp. 4110–4117.



Chin-Fu Nien was born in Hsinchu, Taiwan, in 1992. He received the B.S. degree in electrical engineering from the National Chiao Tung University, Hsinchu, in 2014. He is currently working toward the Ph.D. degree with Electrical Engineering Department, National Taiwan University, Taipei, Taiwan.


His research interests include modeling, analysis, and control of dc–dc power converters.



Dan Chen (S'72–M'75–SM'83–F'02) received the B.S.E.E. degree from National Chiao Tung University, Hsinchu, Taiwan, in 1969, and the Ph.D. degree in electrical engineering from Duke University, Durham, NC, USA, in 1975.

From 1975 to 1979, he was with the G.E. Corporate Research Center, Schenectady, NY, USA, where he worked on power electronic applications including electric car and electronic ballast applications. From 1979 to 2003, he was with the Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, and was a core Professor with the National Science Foundation's Center for Power Electronic Systems. Since September 2003, he has been a Professor with the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan. In 1986, he also co-founded Motion Control System, Inc., a company dedicated to brushless dc motor and control, Dublin, VA, USA, and served as Company Chief Consultant until 2003. His research interest includes power conversion systems, power semiconductor device characterization, EMI in switching circuits, and more recently power ICs. He has published numerous papers, held 20 U.S. patents, and coedited a book on "Power Transistors and Their Applications" (Piscataway, NJ, USA: IEEE Press, 1984).

Prof. Chen coreceived the IEEE Aerospace Society Barry Carlton Award in 1975, a NASA invention award in 1986, and an IEEE Power Electronics Society Best Paper Award in 1998.



Sheng-Fu Hsiao was born in Kaohsiung, Taiwan, in 1985. He received the B.S. degree from National Taipei University of Technology, Taipei, Taiwan, in 2008, the M.S. degree from National Cheng Kung University, Tainan, Taiwan, in 2010, and the Ph.D. degree from National Taiwan University, Taipei, in 2016, all in electrical engineering.

From 2010 to 2016, he was a Senior Engineer in System Development Department, Richtek Technology Corporation, Hsinchu, Taiwan, where his work was focused on system analysis and design of the voltage regulator controller for the central processor unit and computer power. Since May 2016, he has been a Senior Engineer with System Development Department, Silergy Corporation, Kaohsiung, Taiwan, where his work focuses on digital power solutions development. His current research interests include modeling and control of converters, power integrated circuits, smart power management integrated circuits, and finite-element analysis for magnetic field.



Le Kong was born in Jiangsu, China, in 1992. She received the B.S. degree in electrical engineering and automation from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2014, the M.S. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2016.

She is currently an Application Engineer of Silergy corp., Hangzhou, China. Her research interests include modeling, analysis, and control of dc–dc power converters with high efficiency and fast transient response.



Wei-Hao Chan was born in Taipei, Taiwan, in 1969. He received the B.S. degree in 1993 and the master's degree in 1995 in electronic engineering from the National Chiao Tung University, Hsinchu, Taiwan.

He has been working in the Integrated Circuit Design field for 19 years. He is currently the Technical Director of Computing Division, Richtek Corporation, Hsinchu.



Ching-Jan Chen (S'08–M'12) received the B.S. and Ph.D. degrees in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2006 and 2011, respectively.

During 2010–2011, he was a Visiting Scholar at Center of Power Electronic Systems, Virginia Tech., Blacksburg, VA, USA. From 2011 to 2015, he is a Senior Engineer in IC Research and Development Department, Richtek Technology Corporation, Hsinchu, Taiwan. His work was focus on new control scheme development and IC design of voltage regulator controller for CPU power.

In February 2015, he became an Assistant Professor with the Department of Electrical Engineering, National Taiwan University, Taiwan. His current research interests include modeling and control of dc–dc and ac–dc power converters, power conversion for central processor unit and mobile devices, and power IC design.



Yen-Liang Lin was born in Kaohsiung, Taiwan, in 1985. He received the B.S. degree in electrical and control engineering and the M.S. degree in electrical engineering from the National Chiao Tung University, Hsinchu, Taiwan, in 2007 and 2009, respectively.

He is currently an IC Designer with Richtek, Hsinchu.