

A PSR CC/CV Flyback Converter With Accurate CC Control and Optimized CV Regulation Strategy

Zeyu Wang, Xinquan Lai, and Qiang Wu

Abstract—This paper presents a primary-side regulation constant current constant voltage (CC-CV) Flyback ac–dc converter characterized by high efficiency and high precision of constant current control. In CC mode, a novel ring detection and demagnetization portion control technique is proposed, with which the ending time of demagnetization can be accurately determined and the portion of demagnetization in switching periods remain precisely the same, which enable the accuracy of constant current output that can reach a level as high as $\pm 0.8\%$. In CV mode, a power stage model based on steady-state analyzing method is established, according to which the expression of static power loss is first obtained. After that total power loss expression including switching loss is derived as well. By MATLAB simulation, power loss mechanism is revealed and analysis is made in detail. According to which, optimized parameters of Flyback converter system and an effective CV regulation strategy are obtained eventually. Simulation as well as experimental results verifies the efficiency of the ac–dc converter system after optimization that can be more than 84.7% at 5 V/1 A application.

Index Terms—Discontinuous conduction mode (DCM), efficiency, model, optimization, ring detection and demagnetization portion control (RD-DPC).

I. INTRODUCTION

IN RECENT years, battery charging strategy has been widely researched and explored. With a view to high efficiency, costless, and small in size, primary-side regulation (PSR) Flyback ac–dc converter characterized by constant current constant voltage (CC-CV) is widely used in charger systems as well as adaptors of electronic products. Fig. 1 shows the topology of the proposed PSR CC-CV Flyback ac–dc converter system.

As shown in Fig. 1, when M_1 is ON, the current flows through primary-side inductor and the energy is stored in it. When M_1 is OFF, energy stored in primary-side inductor then transfers to the secondary side with the secondary current starts to decrease from a peak value, the mean value of the secondary current in one switching period is defined as the output current.

Fig. 2 presents the operating processes of the proposed CC/CV converter, as shown in the figure, there are three sequen-




Fig. 1. Topology of the proposed Flyback converter.

tial processes after power-ON. They are start-up state, constant current regulation state, and constant voltage regulation state. In the start-up state, the inner low-voltage power supply as well as bias conditions would be set up. After that, system enters CC mode, during this process, the converter system outputs an accurate large current to quick charge loading equipment. When the output voltage is charged very close to the set value, the constant current regulation mechanism releases the control of the converter system to constant voltage regulation process.

Among the operation processes mentioned above, the accuracy of constant output current control in CC mode and the transfer efficiency in CV mode are the two problems that mostly concerned. For the first one, the current flows through R_L should be constant and large enough, so as to quick charge a battery, if not, it will do harm to and shorten the life of the battery. As to the second problem, low transfer efficiency signifies a large energy consumption, quite a number of input power is converted to heat energy and gives rise to an increment of temperature, which is unacceptable and should be inhibited. Hence, to research a high accurate constant current control method as well as an effective CV regulation strategy is of great significance.

In the case of CC control method, several works have been done currently, for one mainstream solution is to control the primary-side current [1], [2]. Referring to Fig. 1, which detects the peak current of the primary side at each switching cycle through a sampling resistor R_{CS} , for there is a linearly relationship between the peak primary current and the voltage across resistor R_{CS} named V_{CS} . Then, making a comparison of voltage V_{CS} with a reference voltage, when V_{CS} is greater than the reference voltage, M_1 is turned OFF and the current would be constant by this means. This method is easy to realize, while, the value of sampling resistor R_{CS} varies a lot with process, which lead

Manuscript received July 31, 2016; revised October 8, 2016; accepted November 10, 2016. Date of publication November 16, 2016; date of current version April 24, 2017. This work was supported in part by the Fundamental Research Funds for the Central Universities of China under Grant JB150222 and in part by the National Natural Science Foundation of China under Grant 61106026. Recommended for publication by Associate Editor M. Ponce-Silva.

The authors are with the Key Lab of High Speed Circuit Design and EMC, Ministry of Education of China, School of Microelectronics, Xidian University, Xi'an 710071, China (e-mail: wangzy_xdu@126.com; xqlai@mail.xidian.edu.cn; wuqiang1988@gmail.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2016.2629846




Fig. 2. Operating process of the proposed converter system.

to the control circuit unable to regulate the error immediately cause by process deviation, and the precision of output current is low and hard to control as a result. To solve this problem, another method is proposed [3]–[5]. As the output current of a Flyback converter working at discontinuous conduction mode (DCM) can be expressed as

$$I_{OUT} = \frac{1}{2} \cdot I_{PP} \cdot \frac{N_P}{N_S} \cdot \frac{t_{DM}}{T} \quad (1)$$

where I_{OUT} is output current, I_{PP} signifies the peak primary current, N_P/N_S is the turns ratio of the transformer, T is switching period, and t_{DM} is demagnetization time which is equal to the conduction time of the secondary side. For I_{PP} and N_P/N_S are predetermined, and the beginning time of demagnetization is the moment when M_1 is been turned OFF, therefore, the only problem to realize high precision output current is to determine the ending time of demagnetization so as to make the ratio of t_{DM}/T unchangeable. Referring to Fig. 1, as the auxiliary voltage starts a damped oscillation process when secondary current decreases to zero, the ending time of demagnetization could be defined as the moment when the voltage at VS pin reaches zero, and t_{DM} is obtained in this way. This method is good theoretically, but the resonant period error caused by the output power and the frequency will reduce the accuracy of the secondary-side current averaging measurement [6].

To overcome the drawbacks mentioned above, ring detection and demagnetization portion control (RD-DPC) technique is proposed in this paper. This control strategy is used to precisely detect the ending time of demagnetization based on the resonance of secondary leakage inductor and capacitor. In this way, the influence of process deviation can be eliminated, and there will be no effect on the control accuracy, neither does output power nor switching frequency. For the secondary resonance is a damped oscillation, it is convinced that the ending time of demagnetization is the time when the resonance amplitude is smaller than a given reasonable value. In this way, the time when the secondary current decreases to zero is accurately determined. Consequently, a high precision constant current control is achieved without adopting expensive devices or complicated structures, which is of great importance for low-cost application.

At the end of CC process, system enters CV mode, where efficiency improvement is the most concern. Traditional ways to improve the transfer efficiency are to utilize better devices for they are of less power consumption, or to adopt other circuit structures to improve transfer efficiency [7]–[9], such as

taking synchronous rectification technique to reduce energy consumption caused by rectifier diode, or replacing RCD structure with active clamp, so that part of energy stored in leakage inductor is able to be reused in the next switching period. Another familiar approach is to adopt complicate control mechanism [10]–[14]. There is no doubt that all the alike methods contribute to efficiency improvement, however, they result in large resource consumption and lead to various unreliability, which undoubtedly opposes the principle of reliable and cost saving. To overcome the limits of the methods mentioned above, it is important to analyze the effects that different parameters have on the power loss, so as to provide a fundamental solution to improve transfer efficiency. At present, several research works have been lead to illustrate the losses in a Flyback converter system [15], [16]. Nevertheless, the existing models focus their attentions on the single devices or part of the system, as for an analysis from the view of whole system has seldom been made. In the CV part of the paper, a power stage model of Flyback converter system is established according to steady-state analysis. Based on which, losses caused by different parameters are analyzed quantitatively, after that, optimized values of these parameters are determined and an optimized CV regulation strategy is derived.

The paper is organized as follows. The proposed RD-DPC technique is presented in Section II. Power stage modeling, power loss analysis, and optimized CV regulation strategy are presented in Section III. Simulation, experimental results, and discussions are given in Section IV. Finally, conclusions are drawn in Section V.

II. CC PROCESS

Fig. 3 gives the simplified circuits of the states for a Flyback ac–dc converter working in DCM in one switching period.

As to the energy store state, shown in Fig. 3(a), switch S is closed, there is a current flows through primary-side inductor and switch S to ground, with electric energy stored in primary side during this state. At the same time, when D_S and D_A are at the reverse blocking state, there is no current flowing through the secondary side or the auxiliary side. Assuming that the value of primary-side inductor is L_P , input voltage is V_{IN} , switching period is T , the conduction duty cycle of switch S is D_1 , then the peak primary current can be derived as

$$I_{PP} = \frac{V_{IN}}{L_P} \cdot D_1 \cdot T. \quad (2)$$

When switch S is open, D_S and D_A are forward conductive, as shown in Fig. 3(b), the energy stored in the previous state transfers to both secondary side and auxiliary side. As to the secondary side, C_{OUT} is being charged and V_{OUT} being established with decrease in secondary current starts to decrease from a peak value to zero. For the auxiliary side, C_A is being charged with the voltage V_A slowly decreasing until I_A equals zero. Assume N_P , N_S , and N_A are the turns number of primary side, secondary side, and auxiliary side respectively, then we have

$$I_{PP} \cdot N_P = I_{SP} \cdot N_S + I_{AP} \cdot N_A \quad (3)$$

$$V_A = \frac{N_A}{N_S} \cdot V_S \quad (4)$$




Fig. 3. Operation states in DCM in one switching period. (a) Energy store state. (b) Energy transfer state. (c) Resonant state.

where I_{SP} is the peak secondary current, I_{AP} is the peak auxiliary current, V_S is the secondary voltage, and V_A is the auxiliary voltage.

At the end of the energy transfer state as shown in Fig. 3(c), currents I_S and I_A decrease to zero, then system enters damped resonant state. In this state, the magnetizing inductor oscillates with the parasitic capacitors. Fig. 4 gives the main waveforms of the three states.

In Fig. 4, D_2 is the conduction duty cycle of secondary side, D_3 is the duty cycle of resonant state, time t_0 is the moment when switch S is turned OFF, t_1 is the moment when secondary current reaches zero, namely, the ending time of energy transfer state, so that, the duration time of demagnetization process is

$$t_{DM} = t_1 - t_0. \quad (5)$$

As has expressed in (1), to make a constant ratio of t_{DM}/T is the key to realize high precision of constant current output. In order to achieve this purpose, two steps named RD and DPC are indispensable.




Fig. 4. Main waveforms of the three states.




Fig. 5. Ring amplification of RD.

A. RD Process

RD process composes two sequential steps, ring amplification and ring discrimination. Fig. 5 shows the design scheme of the ring amplification, which is a two-stage switched-capacitor amplifier. The first stage acts as a ripple amplifier, the second stage acts as a buffer, and V_{ref} is a bias voltage, making its value close to the central point of input common mode range of $OP1$ when designing the amplifier. CTL is a control signal, the frequency of which is gradually increasing in CC mode when operation. Bias condition of the detector is established when CTL is high, with switches S_1 , S_2 are closed and S_0 is open. On the contrary, when CTL turns low, switches S_1 and S_2 are open and S_0 is closed, the detector then amplifies the ring part of signal V_{SEN} .

The transfer function of the detector can be expressed as

$$H(s) = \begin{cases} 1, & \text{CTL} = 1 \\ -\frac{R_{11} \cdot C_{11} \cdot s}{R_{11} \cdot C_{12} \cdot s + 1}, & \text{CTL} = 0 \end{cases} \quad (6)$$

where C_{11} acts as a stopping capacitor, making only high-frequency part of signal V_{SEN} goes through and be amplified, R_{11} is dc feedback component of the amplifier, and C_{12} forms the alternating current path when switch S_1 is open.




Fig. 6. Ring discrimination.




Fig. 7. Control strategy of DPC.

According to (6), setting the values of C_{11} and C_{12} to obtain a proper gain, say M , of the detector, then the ring part of V_{SEN} is amplified by M times and output voltage V_{RIP} .

Fig. 6 shows the design scheme of ring discrimination. The voltage V_{RIP} got previously is then compared with two threshold voltages of 200 mV differ in amplitude. If V_{RIP} lies between the two threshold voltages for a relatively long time, it is convinced that the secondary current has decreased to a very small value close to zero, and this moment is considered to be the most accurate ending time of demagnetization, namely, the ending time of the secondary-side conduction.

In Fig. 6, V_{RIP_th1} and V_{RIP_th2} are two threshold voltages, V_{RIP_th1} is equal to $V_{ref} + 100$ Mv and V_{RIP_th2} equals $V_{ref} - 100$ mV. The rising pulse named $Sense_ctl$ is generated 300 ns after V_{RIP} lies between the two threshold voltages, indicating the secondary current is about to decreasing to zero. So that, the duration of demagnetization process in a switching period is determined by the falling edge of signal DRV and the rising edge of signal $Sense_ctl$.

B. DPC Process

Fig. 7 shows the control strategy of DPC, where V_{th_demag} is a threshold voltage, and the relationship between output current and V_{th_demag} is

$$I_O = \frac{V_{IN} \cdot T}{2} \cdot \sqrt{\frac{1}{L_P \cdot R_L}} \cdot \left[\frac{N \cdot V_{OUT} \cdot (V_{th_demag} - V_L)}{V_{IN} \cdot (V_{th_demag} - V_L) + N \cdot V_{OUT} \cdot (V_H - V_L)} \right]^2 \quad (7)$$




Fig. 8. Schematic diagram of DPC control.

Making DRV and $Sense_ctl$ as the control signals of an integrator, which starts to integrate on the falling edge of signal DRV and stops on the rising edge of signal $Sense_ctl$ every switching period, so that the integration time equals the demagnetization time.

The integration function is given by

$$\begin{aligned} V_{INT} &= k \cdot \int_{t_{DM}} V_{CONST} \cdot dt \\ &= k \cdot V_{CONST} \cdot t_{DM} \end{aligned} \quad (8)$$

where k is an integration constant and V_{CONST} is the voltage for integration. From (8), the integrator output voltage V_{INT} has a linear relationship with the demagnetization time of a switching period. Fig. 8 presents the waveforms of the DPC control technique.

From Figs. 7 and 8, the integrator output voltage V_{INT} is compared with a threshold voltage V_{th_demag} . If the portion of demagnetization is smaller than the target value, V_{INT} is smaller than V_{th_demag} , the comparator outputs high, with the drive logic block starts to generate a DRV pulse to start a new switching period, otherwise, DRV pulses generated by drive logic are blocked and the primary-side switching power MOSFET remains closed until V_{INT} is discharged below the voltage of V_{th_demag} . By this means, the demagnetization portion of a switching period can be remains constant, and constant output current is achieved eventually.

III. CV PROCESS

At the end of constant current mode, the output voltage reaches the set value, system then enters constant voltage regulation mode automatically.

A. Steady-State Power Stage Modeling

As have been analyzed previously, there are three states when operating in DCM mode. Fig. 9 shows their equivalent circuits. Particularly, as shown in Fig. 19(b), the model of rectifier diode in secondary side can be built according to [17] and [18], where V_F is the forward voltage drop of the rectifier diode.




Fig. 9. Equivalent circuits of three states in DCM mode. (a) Energy store state. (b) Energy transfer state. (c) Resonant state.

As shown in Fig. 9, assuming the voltage across L_P is $v_{LP}(t)$, the current flow through C_{OUT} is $i_C(t)$, as to Fig. 9(a), there is

$$\begin{cases} v_{LP}(t) = V_{IN} - i_{IN}(t) \cdot (R_{ON} + R_{CS}) \\ i_C(t) = -\frac{V_O}{R_L} \end{cases} \quad (9)$$

as for Fig. 9(b), we have

$$\begin{cases} v_{LP}(t) = -N \cdot (V_O + V_F \cdot D_2) \\ i_C(t) = N \cdot i_{IN}(t) - \frac{V_O}{R_L} \end{cases} \quad (10)$$

for Fig. 9(c),

$$\begin{cases} v_{LP}(t) = 0 \\ i_C(t) = -\frac{V_O}{R_L} \end{cases} \quad (11)$$

Ignoring the ripples of $v_{LP}(t)$ and $i_C(t)$ compared with their dc components V_{LP} and I_C , and basing on the voltage-second balance principle, there is

$$v_{LP}(t) = D_1 \cdot V_{IN} - D_1 \cdot (R_{ON} + R_{CS}) \cdot I_{IN} - N \cdot V_F \cdot D_2^2 - N \cdot D_2 \cdot V_O = 0. \quad (12)$$

As to (12), it is obtained by using Kirchoff voltage law to find the primary-side inductor voltage during each state in one switching period. The result is averaged and set to zero, which also states that the sum of three terms having the dimensions of voltage are equal to $v_{LP}(t)$ or zero. Hence, (12) is of the same form as a loop equation. In particular, it describes the dc components of the voltage around a loop containing the primary-side inductor, with loop current equal to the input dc inductor current I_{IN} . Therefore, a mesh circuit corresponding to (12) is able to be constructed as shown in Fig. 10(a). Both the first and third terms in (12) are dc input voltages, so voltage sources of value $D_1 \cdot V_{IN}$ and $N \cdot D_2^2 \cdot V_F$ are introduced, respectively. For the second term, resistance of value $D_1 \cdot (R_{ON} + R_{CS})$ is able to well match the voltage drop of the corresponding term.




Fig. 10. Equivalent mesh circuits. (a) Mesh circuit corresponding to (12). (b) Mesh circuit corresponding to (13).




Fig. 11. Equivalent model of Flyback converter.

With regard to the forth term, it depends on the output voltage, thus, a dependent voltage source is appropriate.

In the same way, according to the principle of charge conservation, there is

$$\left(-\frac{V_O}{R_L}\right) \cdot D_1 + \left(N \cdot I_{IN} - \frac{V_O}{R_L}\right) \cdot D_2 + \left(-\frac{V_O}{R_L}\right) \cdot D_3 = 0 \quad (13)$$

by using Kirchoff current law, the corresponding circuit of (13) can be conducted as in Fig. 10(b).

By combining the circuits of Fig. 10(a) and (b) into a single circuit, an equivalent but more physically meaningful model is derived in Fig. 11.

In Fig. 11, $\phi(D)$ is the equivalent conversion ratio, which expression is given as

$$\phi(D) = N \cdot D_2 \quad (14)$$

As shown in Fig. 11, the steady-state model of Flyback ac–dc converter operating in DCM is constructed with consideration of the power consumption caused by sampling resistance, the conduction loss of power switching MOSFET, and the rectifier diode. Compared with models mentioned in [19] and [20], the model constructed avoids complicated calculation of small signals and keep a relatively high accuracy when dealing with static power loss.

B. Loss Analysis

Based on the model derived, it is able to analysis the loss mechanism when operation. By converting secondary side to primary side, I_{IN} can be written as

$$I_{IN} = \frac{D_1 \cdot V_{IN} - N \cdot D_2^2 \cdot V_F}{D_1 \cdot (R_{ON} + R_{CS}) + \varphi^2(D) \cdot R_L} \quad (15)$$

hence, the static power loss is

$$P_{LOSS_static} = I_{IN}^2 \cdot D_1 \cdot (R_{ON} + R_{CS}) + I_{IN} \cdot N \cdot D_2^2 \cdot V_F \quad (16)$$

where according to the principle of conservation of energy, D_1 and D_2 have the following relationship:

$$D_2 = D_1 \cdot \sqrt{\frac{V_{IN}}{N \cdot V_O}} \quad (17)$$

besides, according to the analysis in [21] and [22], an equivalent expression of switching loss can be written as

$$P_{LOSS_switching} = \frac{1}{6} \cdot V_{DS_max} \cdot t_r^2 \cdot \frac{V_{IN}}{L_P} \cdot (t_r + t_f) \cdot f_{SW} + \frac{1}{2} C_{OSS} \cdot V_{DS_max}^2 \cdot f_{SW} \quad (18)$$

where V_{DS_max} is the transient maximum drain voltages when the power MOSFET is turned OFF, to simplify the calculation, and V_{DS_max} is approximately equals to $(V_{IN} + N \cdot V_{OUT} + N \cdot V_F)$. t_r and t_f are the rising and falling time of the drive signal, respectively, and C_{OSS} is the output capacitance of power MOSFET.

So that the total power loss can be written as

$$P_{LOSS} = P_{LOSS_static} + P_{LOSS_switching} \quad (19)$$

Fig. 12 provides the MATLAB simulation results of P_{LOSS} .

Fig. 12(a) shows the relationship between P_{LOSS} and D_1 at different values of N with a given f_{SW} , which could be used to describe the static power loss in one switching period. From which, it can be found that larger D_1 results in more power loss. Fig. 12(b) provides the curves of P_{LOSS} versus f_{SW} at different N with a given D_1 , which is given to illustrate the switching power loss. In Fig. 12(b), it is able to observe that the switching loss becomes larger with an increasing switching frequency, therefore f_{SW} should be decrease when load turns light. Besides, it also can be derived by combining Fig. 12(a) with (b) that the smaller N , the larger the power loss, that is to say the turns ratio is the larger the better when practical design. Fig. 12(c) provides the comprehensive relationship of P_{LOSS} with D_1 and f_{SW} , which demonstrates that, compared with switching frequency, duty cycle has a greater impact on the total power loss. In other words, for a peak current mode converter system, the peak primary current should be decreased when load turns light to improve the transfer efficiency.

According to the analysis made above, to realize high transfer efficiency, the duty cycle is the smaller the better when DCM mode. As the switching frequency does not make a significant difference on the power loss compared with duty cycle, it can be set by complying the principle that high frequency at heavy load and vice versa. As to N , for an overlarge duty cycle will




Fig. 12. Curves of P_{LOSS} . (a) P_{LOSS} versus D_1 at different N . (b) P_{LOSS} versus f_{SW} at different D_1 . (c) P_{LOSS} varies with D_1 and f_{SW} .

make the converter system enters continuous conduction mode and lead to stability problems, hence, the value of which should be set at a moderate value according to Fig. 12.

C. Optimized CV Regulation Strategy

Based on the previous analysis, the turns ratio is set at 13.5 in this paper, and the maximum duty cycle is set at 0.45 as a compromise. For the expression of input power is,

$$P_{IN} = \frac{1}{2} \cdot L_P \cdot I_{PP}^2 \cdot f_{SW} \quad (20)$$

hence, the input power should be reduced correspondingly in light load condition. Due to the transfer efficiency requirement for ac-dc 5 W (5 V/1 A) application according to DoE.6 standard is not less than 77.72%, which is the average efficiency of full load, 75% full load, 50% full load, and 25% full load, so that I_{PP} as well as f_{SW} should be carefully considered. Particularly, when system enters light load mode, the switching






Fig. 13. Curve of optimized CV regulation.




(a)




(b)

Fig. 16. Constant voltage regulation. (a) Output voltage is 5 V, R_{LOAD} is 5 Ω . (b) Output voltage is 5 V, R_{LOAD} is 50 Ω .



(a)



(b)

Fig. 14. RD-DPC control technique. (a) RD process. (b) DPC process.




Fig. 15. Constant current in different load conditions.

loss of outside power MOSFET and the losses caused by snubber circuit as well the transformer account for the main portion of whole power loss, in addition, these losses are proportional to I_{PP} and f_{SW} , so that the values of the two parameters should be decreased when load turns light and vice versa.

For I_{PP} , as a larger value leads to a larger duty cycle, which contributes to static power loss, therefore, setting a bigger I_{PP} when heavy load to satisfy loading capability and a smaller one when light load to reduce power loss is appropriate. The variation tendency is given in Fig. 13, where interval AB corresponds to heavy load condition, interval CD represents light load condition, and BC is adaptive adjustment interval when load gradually turns light. Besides, the descending slop of I_{PP} in BC interval is determined by referring to the curve of P_{LOSS} shown in Fig. 12(c), and its expression is

$$k = \frac{\Delta P_{LOSS}}{\Delta D_1} \quad (21)$$

where ΔD_1 is the operating range of D_1 , ΔP_{LOSS} is the variation range corresponding to ΔD_1 .

Moreover, in order to achieve better dynamic response, switching frequency should also be autoregulated. According to [23] and [24], to reduce switching frequency when load turns light helps us to improve the phase margin, so that the variation tendency of switching frequency is designed as follows, when heavy load condition, f_{SW} maintains at a high value to ensure a good loading capability. When load turns light, the switching frequency gradually decreases to achieve faster loop




Fig. 17. Photograph of experimental Flyback CC/CV converter and testing environment.

response and small output ripple. To achieve this purpose, some thresholds should be set to predict load conditions, as shown in Fig. 13, two inflection points of 75% full load and 25% full load are set, respectively, dividing the whole range of load into three intervals to achieve an optimal regulation.

Besides, it can be found in Fig. 13 that the variation tendency of switching frequency is similar to that of I_{PP} , while only one of the two critical variables changes in each load interval, which ensures f_{SW} and I_{PP} are always in an optimal combination state, and it is of great importance for the transfer efficiency improvement as well as the stability of the converter system in any load conditions. In addition, a frequency jitter circuit is integrated to improve the electromagnetic compatibility character of the system.

IV. SIMULATION AND EXPERIMENTAL RESULTS

To further validate these proposed strategies, simulation as well as experimental tests is carried out. The design specifications and circuit parameters of this proposed Flyback ac-dc converter shown in Fig. 1 are given as follows: $L_P = 907 \mu\text{H}$, $N_P:N_S:N_A = 13.5:1:3.5$, M_1 : DMG4N65CT, $R_{CS} = 0.75 \Omega$, D_S :BAS21-TP, D_A : SPR10U45SP5, $C_{STR} = 10 \mu\text{F}$, $C_{OUT} = 200 \mu\text{F}$, $R_{S1} = 120 \text{k}\Omega$, and $R_{S2} = 30 \text{k}\Omega$. These control strategies work well at universal input voltage, to given as an example, simulation as well as experimental results at 145 V input voltage are given as follows.

First, Fig. 14 presents the simulation results of the RD-DPC control technique.

From Fig. 14(a), it is obvious to see that the *Sense_ctl* pulses happen when the secondary current decreases almost to zero, so




Fig. 18. CC experimental result under different load conditions. (a) V_{OUT} is 3 V, average I_{LOAD} is 1.99 A. (b) V_{OUT} is 4 V, average I_{LOAD} is 2.01 A. (c) V_{OUT} is 5 V, average I_{LOAD} is 2 A. (d) Load transient in CC mode.

TABLE I
CC ACCURACY COMPARISON WITH OTHER WORK

| | [1] | [2] | [3] | [6] | This paper |
|-------------|-----------|-----------|-----------|-----------|-------------|
| CC Accuracy | $\pm 7\%$ | $\pm 2\%$ | $\pm 2\%$ | $\pm 1\%$ | $\pm 0.8\%$ |




Fig. 19. CV experimental results. (a) V_{OUT} is 5 V, I_{LOAD} is 25% full load. (b) V_{OUT} is 5 V, I_{LOAD} is 50% full load. (c) V_{OUT} is 5 V, I_{LOAD} is 75% full load. (d) V_{OUT} is 5 V, I_{LOAD} is 100% full load. (e) Load transient from 0.2 to 2 A. (f) Measured transfer efficiency.

that the ending time of demagnetization is precisely obtained. After that, an integration is made during the demagnetization process with a triangular waveform is obtained as Fig. 14(b) shows, the waveform is then compared with a threshold voltage to generate a width-variable pulse train, which determines the generation of driving signal and makes the portion of demagnetization in each switching period precisely stay the same consequently.

Fig. 15 provides the constant current character of the proposed ac–dc converter system by adopting RD-DPC control strategy in different load conditions.

In this proposed converter system, the target constant current value is set to 2 A. As shown in Fig. 15, when load resistance is 1.5 Ω , the output current is 2.02 A, when it turns to 1 Ω , the output current is 2.05 A. Namely, the output current regulation accuracy reaches a level as high as $\pm 0.8\%$.

TABLE II
EFFICIENCY COMPARISON WITH OTHER WORK

| Transfer efficiency (Condition: 5 W output of 5 V/1 A) | |
|--|-------|
| [25] | 78% |
| [26] | 81.7% |
| [TI] UCC28910 | 77% |
| [Fairchild] FAN6100 | 81% |
| This work | 84.7% |

The simulation result of constant voltage regulation is given in Fig. 16.

In Fig. 16(a), the output voltage is 5 V, the load current is 1 A, the average threshold of peak primary current sense is 485 mV with the average input current is 41.2 mA. So that the transfer efficiency in this load condition is 85.5%. In Fig. 16(b), the load current is 0.1 A, and the efficiency is 69.8%.

The prototype of the proposed Flyback ac–dc converter system integrated with the proposed control strategies is shown in Fig. 17(a) with the controller IC is on the back side of the demo board, the test environment is given in Fig. 17(b).

The experimental results of CC character of the proposed converter system under different load conditions are presented in Fig. 18, the CC accuracy comparison with existing methods are given in Table I.

As shown in Fig. 18(d), when R_{LOAD} is 2 Ω , the output current is 2.005 A, when R_{LOAD} is 1.5 Ω , the output current is 2.04 A, so that, the accuracy of constant output current in CC mode is $\pm 0.8\%$.

The experimental results of CV character of the proposed converter system are shown in Fig. 19.

Fig. 19(a)–(d) provides the CV performance at 25%, 50%, 75%, and 100% of full load, respectively. From which, it is able to observe that the threshold voltage of primary-side current sense remains at its maximum value of 590 mV when load ranges from 100% full load to 75% full load, when load turns to 50% full load, the threshold changes into 485 mV, when load condition is 25% full load, the threshold voltage is 366 mV, which coincide with the variation tendency of the optimized CV regulation curve given previously. Fig. 19(e) shows the performance of transient response. It can be found that the proposed converter system still able to stabilize the output in a short time even load jumps from almost no-load to full load. Fig. 19(f) provides the measured efficiency of the optimized converter system. Obviously, the transfer efficiency can reach a level as high as 84.7% when 5 V/1 A output, which is also consistent with the theoretically analysis and the simulation results.

Table II lists the comparison result of transfer efficiency of this proposed converter system with other work.

V. CONCLUSION

This paper presents a high transfer efficiency PSR CC/CV Flyback ac–dc converter for low-cost application characterized by accurate constant current control and optimized CV regulation strategy.


In CC mode, an RD-DPC control strategy is proposed for low-cost application, by directly detecting the voltage across

the auxiliary side inductor inside the controller when power MOSFET is turned OFF, the ending time of demagnetization can be accurately determined without any other external devices. Besides, by making the demagnetization portion to maintains the same in each switching period, high precision output current is able to be realized as a result. When Flyback converter operating in CV mode, a power stage model is built to find out the expression of power loss. Based on the model, static power loss is first derived, after that the expression of total power loss is obtained with switching power loss is included. By analyzing the power loss, effects of different factors have on the power loss are revealed and be quantified. According to MATLAB simulation results, optimized values of these factors are determined and an optimal control strategy when CV process is proposed. With such strategy, transfer efficiency of Flyback ac–dc converter system is greatly improved with better transient performance.

REFERENCE

- [1] J. Shen, T. Liu, Y. Wu, and Qi Zheng, "Constant current LED driver based on flyback structure with primary side control," in *Proc. Power Eng. Autom. Conf.*, 2011, vol. 1, pp. 260–263.
- [2] C.-N. Wu, Y.-L. Chen, and Y.-M. Chen, "Primary-side peak current measurement strategy for high-precision constant output current control," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 967–975, Feb. 2015.
- [3] C.-N. Wu, Y.-M. Chen, and Y.-L., "High-precision constant output current control for primary-side regulated flyback converters," in *Proc. Appl. Power Electron. Conf. Expo.*, 2013, pp. 3092–3095.
- [4] P.-C. Heieh, C.-J. Chang, and C.-L. Chen, "A primary-side-control quasi-resonant flyback converter with output voltage regulation and self-calibrated valley switching," in *Proc. Energy Convers. Congr. Expo.*, 2013, pp. 3406–3412.
- [5] H.-H. Chou, Y.-S. Hwang, and J.-J. Chen, "An adaptive output current estimation circuit for a primary-side controlled LED driver," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4811–4819, Oct. 2013.
- [6] Z. Wang and X. Lai, "High precision control technique for constant current regulation in primary-side regulation systems," *IET Electron. Lett.*, vol. 50, no. 24, pp. 1870–1872, 2014.
- [7] W. C. Cheng and C. L. Chen, "Optimal lowest voltage switching for boundary mode power factor correction converters," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 1042–1049, 2015.
- [8] J. H. Wang, B. J. Ji, H. B. Wang, N. F. Chen, and J. You, "An inherent zero-voltage and zero-current-switching full-bridge converter with no additional auxiliary circuits," *J. Power Electron.*, vol. 15, no. 3, pp. 610–620, 2015.
- [9] V. P. Nambiar, A. Yahya, and T. R. Selvaduray, "SPICE modeling of a valley switching flyback power supply controller for improved efficiency in low cost devices," in *Proc. IEEE Circuits Syst.*, 2012, pp. 10–14.
- [10] W. X. Zzhong, W. C. Ho, X. Liu, and S. Y. R. Hui, "Self-driven AC-DC synchronous rectifier for power applications," in *Proc. Appl. Power Electron. Conf. Expo.*, 2010, pp. 994–1001.
- [11] W. X. Zhong, W. C. Ho, and S. Y. R. Hui, "Generalized self-driven AC-DC synchronous rectification technique for single- & multi-phase systems," *IEEE Trans. Ind. Electron.*, vol. 58, no. 8, pp. 3287–3297, Aug. 2013.
- [12] M. Arias, M. Fernandez, and D. G. Lamar, "Self-driven synchronous-rectification technique for the asymmetrical half-bridge converter in LED lighting applications," in *Proc. Appl. Power Electron. Conf. Expo.*, 2013, pp. 862–869.
- [13] J. B. Baek, W. I. Choi, and B. H. Cho, "Digital adaptive frequency modulation for bidirectional DC-DC converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 5167–5176, Nov. 2013.
- [14] Y. J. Moon, Y. S. Roh, and C. S. Yoo, "An automatic load-adaptive switching frequency selection technique for improving the light-load efficiency of a buck converter," *Analog Integr. Circuits Signal Process.*, vol. 75, no. 3, pp. 349–358, 2013.
- [15] K. Rezaei and G. Moschopoulos, "A new modeling approach for AC-DC single-stage converters with more than one inductor operating with discontinuous current," in *Proc. IEEE 36th Int. Telecommun. Energy Conf.*, 2014, pp. 1–8.

- [16] R. Chanpittayagit, K. Areerak, and K. Areerak, "Modeling of AC-DC power system feeding a controlled buck-boost converter," in *Proc. Elect. Eng./Electron., Comput., Telecommun. Inf. Technol.*, 2014, pp. 1–6.
- [17] J. Chen, J. Zhu, and Y. Guo, "Calculation of power loss in output diode of a flyback switching DC-DC converter," in *Proc. IEEE 5th Int. Power Electron. Motion Control Conf.*, 2006, pp. 1–5.
- [18] Y. Du, J. Wang, G. Wang, and A. Q. Huang, "Modeling of the high-frequency rectifier with 10-kV SiC JBS diode in high-voltage series resonant type DC-DC converters," *IEEE Tran. Power Electron.*, vol. 29, no. 8, pp. 4288–4300, Aug. 2014.
- [19] C. T. Rim, "Transformers as equivalent circuits for switches: General proof and D-Q transformation-based analysis," *IEEE Trans. Ind. Electron.*, vol. 26, no. 4, pp. 777–785, Jul./Aug. 1990.
- [20] K.-N. Areerak, "DQ-transformation approach for modeling and stability analysis of AC-DC power system with controlled PWM rectifier and constant power load," in *Proc. 13th Int. Power Electron. Motion Control Conf.*, Poznan, Poland, pp. 2049–2054, 2008.
- [21] J. Fu, Z. Zhang, Y.-F. Liu, and P. C. Sen, "MOSFET switching loss model and optimal design of a current source driver considering the current division problem," *IEEE Tran. Power Electron.*, vol. 27, no. 2, pp. 998–1012, Apr. 2012.
- [22] L. Huang, Z. Zhang, and M. A. E. Andersen, "Analytical switching cycle modeling of bidirectional high-voltage flyback converter for capacitive load considering core loss effect," *IEEE Tran. Power Electron.*, vol. 31, no. 1, pp. 470–487, Jan. 2016.
- [23] C.-C. Fang and R. Redl, "Subharmonic instability limits for the peak-current-controlled boost, buck-boost, flyback, and SEPIC converters with closed voltage feedback loop," *IEEE Tran. Power Electron.*, vol. 30, no. 2, pp. 1085–1092, Jul. 2015.
- [24] F. Tian, S. Kasemsan, and I. Batarseh, "An adaptive slop compensation for the single-inverter with peak current-mode control," *IEEE Tran. Power Electron.*, vol. 26, no. 10, pp. 2857–2862, Oct. 2011.
- [25] C. Chang, Y. Xu, B. Bian, and X. Zhao, "A high-precision CV/CC AC-DC converter based on cable and inductance compensation schemes," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6372–6382, Sep. 2015.
- [26] G. Y. Jeong, "High efficiency asymmetrical half-bridge flyback converter using a new voltage-driven synchronous rectifier," *IET Power Electron.*, vol. 3, no. 1, pp. 18–32, 2010.




Zeyu Wang was born in Henan, China, in 1989. He received the M.Eng. degree from the School of Electronic Engineering, Xidian University, Xi'an, China, in 2014. He is currently working toward the Ph.D. degree in the Key Lab of High Speed Circuit Design and EMC, Ministry of Education of China, Xidian University.

His current research interests include PSR/SSR ac–dc converter, quick charge system, mix signal/power integrated circuit, and optimal control.



Xinquan Lai was born in Shaanxi, China, in 1963. He received the B.Eng. and M.Eng. degrees from the School of Electronic Engineering, Xidian University, Xi'an, China, in 1987 and 1993, respectively, and the D.Eng. degree from the School of Computer, Northwestern Polytechnical, Xi'an, China, in 1998.

He is currently a Professor in the School of Electronic Engineering, Xidian University. His main research interests include mix signal integrated circuit design, power management ASIC, SoC, and image acquisition system.



Qiang Wu received the B. Eng. and M. Eng. degrees in integrated circuit engineering from Xidian University, Xi'an, China, in 2011 and 2014, respectively. He is currently working toward the Ph.D. degree in microelectronics at Xidian University.

His current research interests include power management, green-power ac–dc converters, and mixed-signal integrated circuits design.