

Three-Phase VSI Optimal Switching Loss Reduction Using Variable Switching Frequency

Oier Oñederra, Iñigo Kortabarria, Iñigo Martínez de Alegría, Jon Andreu, and José Ignacio Gárate

Abstract—Loss reduction in converters is one of main targets in power electronics to obtain higher efficiency and lower thermal stress, which can enhance the lifetime of devices. This paper presents a variable switching frequency technique for switching loss reduction in a three-phase voltage source inverter, obtaining similar output current quality as that of a space vector pulse width modulation (SVPWM) algorithm. This type of optimization has not been applied for a three-phase system before. Simulation and experimental results are also shown. The output current ripple rms value of three-phase SVPWM is used as the optimization constraint. Results of the optimization of the switching losses with quality constraints in the switching frequency as the variable are presented for different load angles and compared with classical SVPWM. Experimental results show that this technique can save up to nearly 19% in switching losses with similar total harmonic distortion of the output current, concluding that converter losses are reduced without reducing output current quality.

Index Terms—Optimization, output current ripple, switching loss, variable frequency, voltage source inverter (VSI).

I. INTRODUCTION

A THREE-PHASE voltage source inverter (VSI) is one of the most widely used power electronics converter, used in application such as variable speed drives, active power filters, and uninterruptible power supplies [1]. This converter topology is well known, robust, and simple to control [2]–[4].

The most vulnerable elements in a power converter are the dc-link capacitor (30%), power semiconductors (21%), and the printed circuit board (PCB) (26%), being the high temperature the main stress source (55%), which is generated by losses in power semiconductors [5]–[8]. Power loss reduction and temperature stress reduction are two main targets in modern power converters.

Temperature of the switching devices is increased by conduction losses, leakage current losses, and switching losses

Manuscript received May 10, 2016; revised August 10, 2016; accepted September 27, 2016. Date of publication October 11, 2016; date of current version March 24, 2017. This work was supported in part by the Department of Education, Universities and Research of the Basque Government within the fund for research groups of the Basque University System IT394-10, in part by the Ministerio de Economía y Competitividad of Spain within the project DPI2014-53685-C2-2-R and European fund for economic and regional development, and in part by the Government of the Basque Country within the research program ELKARTEK as the project KT4TRANS (KK-2015/00047). Recommended for publication by Associate Editor J.-i. Itoh.

The authors are with the Electronics Technology Department, University of the Basque Country, Bilbao 48013, Spain (e-mail: oier.onederra@ehu.es; inigo.kortabarria@ehu.es; inigo.martinezdealegria@ehu.es; jon.andreu@ehu.es; joseignacio.garate@ehu.es).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2016.2616583

(turn-ON, turn-OFF, reverse recovery, and driving). The first two sources are static losses, which depend on device technology. On the other hand, switching losses can be varied, among other factors, by modifying the switching frequency.

There are three main strategies to reduce switching losses: reducing voltage or current of the switch during commutation (soft-switching techniques) [9]–[15], varying switching time interval (advanced gate drivers) [16]–[23], or changing the number of commutations in the fundamental period of the output current (modulation and switching frequency variation techniques) [24], [25]. Soft-switching and advanced gate drivers add extra hardware, control, and complexity, reducing reliability of the system [8], [26]. However, modulation techniques and switching frequency variation can be modified without adding extra hardware; this is summarized in Table I.

Some modulation techniques, which can reduce the number of commutations, are called discontinuous pulse width modulation (PWM). These techniques avoid commutations by clamping one of the phases to upper or lower dc-link [4], [27]–[29]. However, these techniques have a lower output current quality comparing to the classical continuous space vector PWM (SVPWM), which is one of the most used modulation technique [30], [31].

Lowering the switching frequency is another method to reduce the number of commutations, but it also reduces the output current quality, which increases losses at load [32], [33]. Some studies improve this quality by varying the switching frequency during the output current period based on current harmonics [34], and other studies present other variable switching frequency (VSF) techniques, i.e., limiting the output current ripple or electromagnetic interference reduction in the three-phase VSI [32]. There is a study that uses the VSF technique to optimize switching losses for a single-phase full bridge inverter while maintaining the current ripple rms value at the same level as in a sinusoidal PWM [25]. However, experimental results of this type of optimization are not found in the three-phase VSI.

One of the objectives of VSF techniques is the reduction of the commutation number [35], [36]. According to this, the main drawback is the reduction of output current quality. In this context, the proposed method gets a commutation number reduction but with similar output current quality of a three-phase VSI system with SVPWM, by using an optimized VSF. This paper presents the proposed method with simulation and experimental results.

This paper is organized as follows: in Section II, the calculation of output current ripple is presented. Section III describes

TABLE I
 LOSSES OF SWITCHES AND POSSIBLE REDUCTION METHODS

Losses	Switch	Diode	Loss dependence	Possible loss reduction methods	Drawbacks
• Static	• Conduction • Leakage current	• Conduction • Leakage current	• Voltage drop and current across the device.	• Change device/technology	• Device technology cost
• Dynamic	• Turn-ON • Turn-OFF • Driving	• Reverse recovery	• Voltage and current during commutation • Switching time interval • Number of commutations	• Soft-switching topologies • Advanced gate drivers • Discontinuous modulation techniques • Lower switching frequency	• Extra hardware, control complexity • Extra hardware • Lower output current quality • Lower output current quality




Fig. 1. Basic scheme of the three-phase VSI.

the active-set minimization algorithm objective function and constraints. Section IV presents simulation and experimental results of switching loss reduction and current ripple values for different loads.

II. OUTPUT CURRENT RIPPLE ANALYSIS

The output current ripple has been analyzed in the literature for a three-phase VSI (see Fig. 1) with RL and RLE loads, which is useful in order to evaluate output current quality for motor-load and grid-connected applications [37]–[40]. In this analysis, the load has been considered inductive, neglecting other parameters due to $T_{sw}/2 \ll \tau$, i.e., considering the switching frequency 10 kHz, the time interval is $T_{sw}/2 = 1/(2 \times 10 \text{ kHz}) = 50 \mu\text{s}$, and the shortest time constant is $\min(\tau) = L/R = 6 \text{ mH}/20 \Omega = 300 \mu\text{s}$.

Due to the symmetry of three phases in sinusoidal balanced currents, only one phase is studied in order to simplify the analysis, taking into account that load voltage is between a phase of the inverter and the common node. Considering the switching vectors V_0 to V_7 , with the switching states (0/OFF and 1/ON) of phases a , b , and c (S_a , S_b , and S_c) (see Fig. 1), the rate of rise and fall of current can be calculated for each applied vector, as shown in Table II. The voltage of load inductance is defined as follows:

$$v_{L_a}(t) = V_{dc} \cdot \left(S_a(t) - \frac{S_a(t) + S_b(t) + S_c(t)}{3} \right) \quad (1)$$

and the resultant current ripple can be approximated as follows:

$$\tilde{i}_a(t) \approx \frac{1}{L_a} \int_0^t (v_{L_a}(t) - \bar{v}_{L_a T_{sw}}) \cdot dt \quad (2)$$

where $\bar{v}_{L_a T_{sw}}$ is the mean value over the switching period T_{sw} of load inductance voltage (given by the controller as reference: $m \cos \theta$). Both values are depicted in Fig. 2.

The ripple current is symmetrical with respect to the center point of the switching period because of the symmetry in the

 TABLE II
 CURRENT SLOPES ACCORDING TO APPLIED SWITCHING VECTOR

Switching vector	$[S_a S_b S_c]$	Current slope $\left(\frac{di_a}{dt} \right)$
V_0	[0 0 0]	$-\bar{v}_{L_a T_{sw}} / L_a$
V_1	[1 0 0]	$\left(\frac{2}{3} V_{dc} - \bar{v}_{L_a T_{sw}} \right) / L_a$
V_2	[1 1 0]	$\left(\frac{1}{3} V_{dc} - \bar{v}_{L_a T_{sw}} \right) / L_a$
V_3	[0 1 0]	$\left(-\frac{1}{3} V_{dc} - \bar{v}_{L_a T_{sw}} \right) / L_a$
V_4	[0 1 1]	$\left(-\frac{2}{3} V_{dc} - \bar{v}_{L_a T_{sw}} \right) / L_a$
V_5	[0 0 1]	$\left(-\frac{1}{3} V_{dc} - \bar{v}_{L_a T_{sw}} \right) / L_a$
V_6	[1 0 1]	$\left(\frac{1}{3} V_{dc} - \bar{v}_{L_a T_{sw}} \right) / L_a$
V_7	[1 1 1]	$-\bar{v}_{L_a T_{sw}} / L_a$




Fig. 2. Current ripple analysis.

voltage vectors 0–7 application, such as in the SVPWM method. The current ripple waveform peak values Δi_1 and Δi_2 of Fig. 2 can be calculated as

$$\Delta i_1 = -\bar{v}_{L_a T_{sw}} \frac{t_0}{2} \quad (3)$$

$$\Delta i_2 = -\bar{v}_{L_a T_{sw}} \frac{t_0}{2} + \left(\frac{2V_{dc}}{3} - \bar{v}_{L_a T_{sw}} \right) \frac{t_1}{2} \quad (4)$$

where t_0 and t_1 are time intervals of vectors V_0 and V_1 applied, respectively. These time intervals are obtained by the modulation and carrier waveform crossing instants.




Fig. 3. Output current ripple rms values with CSF.

The vector time intervals and Δi_1 and Δi_2 values can be used to calculate the rms value of the ripple for each switching period as (5) as shown at the bottom of this page, where t_0 , t_1 , t_2 , and t_7 are time intervals of vectors V_0 , V_1 , V_2 , and V_7 applied, respectively.

The rms value for a whole output period (see Fig. 3)

$$\tilde{I}_{rms} = \sqrt{\frac{1}{T} \int_0^T (\tilde{i}_{rms}(\theta))^2 \cdot d\theta}. \quad (6)$$

III. SWITCHING FREQUENCY OPTIMIZATION

Switching losses are related to the number of commutations, device voltage, and current value in switching instants. Voltage of the switch is imposed by the dc-link (V_{dc}), and the output current is set as a sinusoidal waveform ($i_a(t) = \hat{I} \cos(\omega t + \phi)$) to supply a three-phase load. In this paper, the number of commutations has been reduced by changing the switching frequency over the fundamental period, giving rise to a VSF method. Defining the switching losses for each θ as

$$P_{loss}(\theta) = K \cdot V_{dc} \cdot \hat{I} \cdot |\cos(\theta - \phi)| \quad (7)$$

where K defines switching transition times, V_{dc} is the dc-bus voltage, and \hat{I} is the sinusoidal current peak value.

The average value of switching losses over a whole period can be calculated as

$$P_{avg,loss} = \frac{2}{2\pi} \int_0^{2\pi} P_{loss}(\theta) \cdot f_{sw}(m, \theta, \phi) \cdot d\theta \quad (8)$$

$f_{sw}(m, \theta, \phi)$ being the switching frequency function, depending on modulation index m , reference angle θ , and load angle ϕ , 2π being the period, and the factor of 2 being the number of commutation for each switching period.

The target of the optimization is to minimize $P_{avg,loss}$. In the optimization function, all constants are avoided [Q^* , (9)], such as bus voltage or current peak value, because these are irrelevant




Fig. 4. Switching frequency variation over fundamental period.

for the optimization results, defined as

$$Q^*(f_{sw}(m, \theta, \phi)) = \int_0^{2\pi} |\cos(\theta - \phi)| \cdot f_{sw}(m, \theta, \phi) \cdot d\theta. \quad (9)$$

There is a tradeoff between the number of commutations and the rms value of the output current ripple when the switching frequency changes. Thus, the output current ripple rms value has been defined as a constraint [\tilde{i}_{rms} , (11)], getting the optimization target as follows:

$$\text{minimize}_{f_{sw}(m, \theta, \phi)} Q^*(f_{sw}(m, \theta, \phi)) \quad (10)$$

$$\text{subject to } \tilde{i}_{rms}(m, f_{sw}(m, \theta, \phi)) = C \quad (11)$$

where C is the desired rms value to be obtained. In this case, the constant C has been defined as the value obtained by \tilde{I}_{rms} in p.u. with constant switching frequency (CSF) SVPWM in a whole period, and function of the modulation index. Summarizing, the optimized switching frequency pattern has to obey the same \tilde{I}_{rms} value as that of the CSF, as shown in Fig. 3.

The $Q^*(f_{sw}(m, \theta, \phi))$ function is minimized using an active-set minimization algorithm using the optimization toolbox of MATLAB with (10) as objective function and (11) as constraint. A varying switching frequency along the fundamental period has been obtained: $f_{sw}(m, \theta, \phi)$. In order to get a normalized switching frequency, K_f has been defined as

$$K_f = \frac{f_{sw}(m, \theta, \phi)}{f_{sw,constant}}. \quad (12)$$

With K_f (see Fig. 4), any CSF can be modified into a VSF, which is optimal for loss reduction in switches. K_f is highly influenced by the modulation index variation. However, it is quite insensitive to variations in the load angle (colored region involves load angles from $\phi = -\pi$ to π). Symmetry of variation over θ is noticeable.

$$\tilde{i}_{rms}(\theta) = \sqrt{\frac{t_0 + t_7}{T_{sw}} \frac{\Delta i_1^2}{3} + \frac{t_1}{T_{sw}} \frac{\Delta i_1^2 + \Delta i_1 \Delta i_2 + \Delta i_2^2}{3} + \frac{t_2}{T_{sw}} \frac{\Delta i_1^2 - \Delta i_1 \Delta i_2 + \Delta i_2^2}{3}} \quad (5)$$




Fig. 5. VSF applied to a VSI. (a) Source, inverter, modulation system, and load. (b) Modulation system in detail. (c) Modulation waveform generator (SVPWM). (d) Carrier waveform generator.

TABLE III
PARAMETERS OF THE SYSTEM

Parameter	Value
V_{dc}	600 V
Inverter	SEMISTOP 3 SEMIKRON
Modulation frequency	95 Hz
CSF	10 kHz
Optimized VSF	5 – 15 kHz
L_{Load}	6 mH
R_{Load1}	5 Ω $\Rightarrow \phi_{Load1} = -35^\circ$
R_{Load2}	10 Ω $\Rightarrow \phi_{Load2} = -20^\circ$
R_{Load3}	15 Ω $\Rightarrow \phi_{Load3} = -13^\circ$
R_{Load4}	20 Ω $\Rightarrow \phi_{Load4} = -8^\circ$

IV. SIMULATIONS AND EXPERIMENTAL RESULTS

Simulation and experimental results have been measured by the system depicted in Fig. 5(a) and detailed in Fig. 5(b)–(d): a dc-voltage source, a six-insulated gate bipolar transistor (IGBT) inverter, and RL loads with parameters listed in Table III. The VSF modulator, carrier, and switching signals are implemented in an field programmable gate array (FPGA). The modulation indexes for each phase are calculated by multiplying the modulation index m with the cosine function of θ with their respective angle shifts: 0, $-2\pi/3$, and $+2\pi/3$ for m_a , m_b , and m_c , and adding to them the homopolar voltage (v_{n0}) of the SVPWM method, as shown in Fig. 5(c).

In order to get the triangular carrier wave, K_f is obtained from a look-up table (LUT) according to the modulation index (m), reference angle (θ), and load angle (ϕ). The data of the LUT are calculated offline for each condition with the optimization process. Then, K_f is multiplied by the CSF ($f_{sw,constant}$) to obtain actual switching frequency. Finally, a triangular wave is generated for each switching frequency. Due to static load study, frequency patterns have been loaded for each load angle (ϕ_{Load}).

The carrier wave is implemented with an up/down counter, toggling up or down in countvalues 0 and N , obtaining a symmetrical triangular wave from 0 to N , and to 0 again. As the counterslope is programmed as constant, the switching period is varied with the peak value N , so this value is a function of the given instantaneous switching period or frequency. Once being able to change the carrier period, the next step is to change the peak value in order to get the same peak value for all periods [see Fig. 5(d)]. This peak value is the maximum value of the




Fig. 6. Current and switching pattern of optimized VSF ($m = 0.8$, $R = 15 \Omega$, $L = 6$ mH).

carrier wave, so the modulation waveforms fit between 0 and N_{max} to ensure commutation.

Each modulation index is compared with the triangular carrier wave to get pulses as outputs (S_a, S_b , and S_c). These output signals are attached to IGBT gate drivers, in order to switch them.

The implementation of K_f is necessary to load in the modulator with $\Delta\theta = 2\pi/1024$ of resolution, so each θ can get an accurate value of K_f to produce the desired triangular wave.

In Fig. 6, the output current of phase a is shown in detail with the PWM signals (S_a, S_b , and S_c) for the optimized VSF ($m = 0.8$, $\phi_{Load3} = -13^\circ$). The difference between switching periods is pointed out as T_{sw} ($1/f_{sw}$), showing up the variation in switching frequency.

In order to see the behavior of the system, some simulations have been carried out with a CSF technique, two VSF PWM techniques called VSFPWM1 and VSFPWM2 proposed in [32], and the proposed optimized VSF technique of this paper.

Considering the CSF 10 kHz and the output fundamental frequency 95 Hz, the frequency modulation index is $m_f = 10\,000/95 \approx 105$. Due to two commutations in each switching period per phase, the number of commutations can be approximated $2 \times m_f = 210$. But taking into account that the number




Fig. 7. Output current ripples and their envelope with different techniques ($m = 1$, $R = 20 \Omega$, $L = 6$ mH). (a) CSF, (b) VSFPWM1, (c) VSPWM2, and (d) optimized VSF.

TABLE IV
OUTPUT CURRENT CHARACTERISTICS AND COMMUTATION PARAMETERS
($m = 1$, $R = 20 \Omega$, $L = 6$ mH)

Method	\tilde{i}_{rms} (A) [Analytical value]	$\max(\tilde{i}_{pp})$ (A)	Number of commutations	E_{sw} (A)
CSF	0.2381 [0.2222]	0.7217	210	1 787
VSF1	0.3090 [0.2494]	0.7217	162	1 396
VSF2	0.2300 [0.2157]	0.5521	222	1 901
Optimized VSF	0.2419 [0.2186]	0.5037	196	1 565

of commutations is not the only factor of switching losses at high power side, a sum of current switching instants is defined as

$$E_{sw} = \sum_{k=1} |i(t_k)| \quad (13)$$

where $i(t_k)$ is the current value in k th switching instant. In Fig. 7, some simulations are shown and analyzing main characteristics of these data, a summary is shown in Table IV. Under conditions detailed in Table IV and Fig. 7, the fewest commutation number and switching loss parameter (E_{sw}) are obtained by VSFPWM1, but with the expense of having the highest \tilde{i}_{rms} value, which concludes losses in load. The VSFPWM2 method gets similar \tilde{i}_{rms} value as CSF, but switching parameters are higher than CSF. The proposed optimized VSF method gets similar \tilde{i}_{rms} to CSF in simulation (lower by analytical calculation), and it obtains low switching loss parameters and the current ripple maximum value is the lowest, compared to the other methods.

In this context, Fig. 8 shows a comparison between the number of commutations in the optimized VSF against CSF. As it shows, the optimized VSF has less number of commutations. Lowering the number of commutations, driving losses are inherently reduced.

Calculating E_{sw} from experimental data for CSF and optimized VSF, it is possible to see the difference between them. This value is lower with optimized VSF than with CSF, inde-




Fig. 8. Number of commutations with CSF and optimized VSF for different modulation indexes and loads. (a) Load 1 ($\phi = -35^\circ$), (b) Load 2 ($\phi = -20^\circ$), (c) Load 3 ($\phi = -13^\circ$), and (d) Load 4 ($\phi = -8^\circ$).




Fig. 9. E_{sw} values for each load and m obtained from acquired data. (a) Load 1 ($\phi = -35^\circ$), (b) Load 2 ($\phi = -20^\circ$), (c) Load 3 ($\phi = -13^\circ$), and (d) Load 4 ($\phi = -8^\circ$).

pendent of the load (see Fig. 9). Fig. 10 plots relative switching loss saving between both methods defined as

$$\text{Loss saving (\%)} = \left(1 - \frac{E_{sw,opt}}{E_{sw}}\right) \cdot 100\%. \quad (14)$$

Focusing on Fig. 10, this method can save up to 19% in switching losses compared to the classical CSF SVPWM.

In Fig. 11, the output current total harmonic distortion (THD) values are shown for both systems (CSF and optimized VSF) with different loads according to the modulation index. It shows that the quality of the output current changes slightly with the




Fig. 10. Switching loss saving for different modulation indexes and loads at high power side.




Fig. 11. Output current THD extracted from data with CSF and optimized VSF, with different loads. (a) Load 1 ($\phi = -35^\circ$), (b) Load 2 ($\phi = -20^\circ$), (c) Load 3 ($\phi = -13^\circ$), and (d) Load 4 ($\phi = -8^\circ$).

load angle, but both systems give similar results over the modulation index.

V. CONCLUSION

In power converters in general, there is a tradeoff between switching losses and output current quality. In this paper, an optimal switching frequency is proposed to reduce switching losses, with nearly the same output current quality. The switching frequency is varied according to the output current ripple rms value over the whole period, concluding with a lower number of commutations.

VSF methods have been proposed for three-phase VSIs in the literature, but were not focused on optimization to reduce switching losses getting similar THD for output current. This paper tries to extend the VSF methods for three-phase VSIs.

The proposed method is extracted by mathematical optimization and has been applied to a real system with different loads and modulation indexes. It has been compared to CSF, concluding that it saves switching losses by reducing the number of commutations. With this method, high power side losses and driving losses are reduced by reducing the number of commutations, and not increasing load losses.

This technique is able to save up to 19% in switching losses (best case according to acquired data: $m = 0.6$ and $\phi = -13^\circ$). These savings reduce the generated heat of switches, so the thermal stress gets lower, enhancing the lifetime of switches. On the other hand, focusing on the output current quality, the THD values for all applied loads and modulation indexes are still similar for both methods (CSF and VSF). Considering this, the converter losses are reduced and load losses are not increased, due to similar output current quality.

ACKNOWLEDGEMENT

This work has been carried out inside the Research and Education Unit UFI11/16 of the University of the Basque Country.

REFERENCES

- [1] C. Charumit and V. Kinnares, "Discontinuous SVPWM techniques of three-leg VSI-fed balanced two-phase loads for reduced switching losses and current ripple," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2191–2204, Apr. 2015.
- [2] K. Chau and W. Li, "Overview of electric machines for electric and hybrid vehicles," *Int. J. Veh. Design*, vol. 64, no. 1, pp. 46–71, 2014.
- [3] J. Estima and A. Marques Cardoso, "Efficiency analysis of drive train topologies applied to electric/hybrid vehicles," *IEEE Trans. Veh. Technol.*, vol. 61, no. 3, pp. 1021–1031, Mar. 2012.
- [4] M. Aguirre, P. Madina, J. Poza, A. Aranburu, and T. Nieva, "Analysis and comparison of PWM modulation methods in VSI-fed PMSM drive systems," in *Proc. Int. Conf. Electr. Mach.*, 2012, pp. 851–857.
- [5] M. Rodríguez, A. Rodríguez, P. F. Míajá, D. G. Lamar, and J. S. Zúñiga, "An insight into the switching process of power MOSFETs: An improved analytical losses model," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1626–1640, Jun. 2010.
- [6] B. Tabbache, M. Benbouzid, A. Kheloui, J. Bourgeot, and A. Mamoune, "An improved fault-tolerant control scheme for PWM inverter-fed induction motor-based EVs," *ISA Trans.*, vol. 52, no. 6, pp. 862–869, 2013.
- [7] S. Yang, D. Xiang, A. Bryant, P. Mawby, L. Ran, and P. Tavner, "Condition monitoring for device reliability in power electronic converters: A review," *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2734–2752, Nov. 2010.
- [8] U. Choi, F. Blaabjerg, and K. A. Lee, "Study and handling methods of power IGBT module failures in power electronic converter systems," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2517–2533, May 2015.
- [9] B. Panda, D. Bagarty, and S. Behera, "Soft-switching dc-ac converters: A brief literature review," *Int. J. Eng. Sci. Technol.*, vol. 2, no. 12, pp. 7004–7020, 2010.
- [10] C. Purcarea, J. Kedariseti, and P. Mutschler, "A motor-friendly and efficient resonant dc-link converter," in *Proc. Eur. Conf. Power Electron. Appl.*, 2009, pp. 1–10.
- [11] P. Sun, J. Lai, H. Qian, W. Yu, C. Smith, and J. Bates, "High efficiency three-phase soft-switching inverter for electric vehicle drives," in *Proc. IEEE Veh. Power Propulsion Conf.*, 2009, pp. 761–766.
- [12] T. W. Ching and K. U. Chan, "Review of soft-switching techniques for high-frequency switched-mode power converters," in *Proc. IEEE Veh. Power Propulsion Conf.*, 2008, pp. 1–6.
- [13] T. Ching, "Soft-switching converters for electric vehicle propulsion," *J. Asian Electr. Veh.*, vol. 5, no. 2, pp. 1019–1026, 2007.
- [14] J. Shukla and B. G. Fernandes, "Three-phase soft-switched PWM inverter for motor drive application," *IET Electr. Power Appl.*, vol. 1, no. 1, pp. 93–104, 2007.
- [15] C. de Oliveira Stein, H. Grundling, H. Pinheiro, J. Pinheiro, and H. Hey, "Zero-current and zero-voltage soft-transition commutation cell for PWM inverters," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 396–403, Mar. 2004.
- [16] Z. Wang, X. Shi, L. Tolbert, F. Wang, and B. Blalock, "A dI/dt feedback-based active gate driver for smart switching and fast overcurrent protection of IGBT modules," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3720–3732, Jul. 2014.
- [17] P. Grbovic, "An IGBT gate driver for feed-forward control of turn-on losses and reverse recovery current," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 643–652, Mar. 2008.

- [18] Y. Lobsiger and J. W. Kolar, "Closed-loop dI/dt and dV/dt IGBT gate driver," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3402–3417, Jun. 2015.
- [19] Z. Wang, X. Shi, L. M. Tolbert, and B. J. Blalock, "Switching performance improvement of IGBT modules using an active gate driver," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 1266–1273.
- [20] W. Eberle, Z. Zhang, Y. Liu, and P. Sen, "A current source gate driver achieving switching loss savings and gate energy recovery at 1-MHz," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 678–691, Mar. 2008.
- [21] A. Sagehashi, K. Kusaka, K. Orikawa, and J. Itoh, "Current source gate drive circuits with low power consumption for high frequency power converters," in *Proc. Int. Conf. Power Electron. Energy Convers. Congr. Expo.*, 2015, pp. 1017–1024.
- [22] P. Anthony and N. McNeill, "A design method for isolated resonant gate drivers," in *Proc. IET Int. Conf. Power Electron., Mach. Drives*, 2014, pp. 1–6.
- [23] R. Chen and F. Z. Peng, "A high-performance resonant gate-drive circuit for MOSFETs and IGBTs," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4366–4373, Aug. 2014.
- [24] S. Overington and S. Rajakaruna, "High-efficiency control of internal combustion engines in blended charge depletion/charge sustenance strategies for plug-in hybrid electric vehicles," *IEEE Trans. Veh. Technol.*, vol. 64, no. 1, pp. 48–61, Jan. 2015.
- [25] X. Mao, R. Ayyanar, and H. Krishnamurthy, "Optimal variable switching frequency scheme for reducing switching loss in single-phase inverters based on time-domain ripple analysis," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 991–1001, Apr. 2009.
- [26] W. Zhang, D. Xu, P. Enjeti, H. Li, J. Hawke, and H. Krishnamoorthy, "Survey on fault-tolerant techniques for power electronic converters," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6319–6331, Dec. 2014.
- [27] T. D. Nguyen, J. Hobraiche, N. Patin, G. Friedrich, and J. Vilain, "A direct digital technique implementation of general discontinuous pulse width modulation strategy," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4445–4454, Sep. 2011.
- [28] S. Kwak and J. Park, "Switching strategy based on model predictive control of VSI to obtain high efficiency and balanced loss distribution," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4551–4567, Sep. 2014.
- [29] S. Kwak and J. Park, "Predictive control method with future zero-sequence voltage to reduce switching losses in three-phase voltage source inverters," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1558–1566, Mar. 2015.
- [30] D. A. Fernandes, F. F. Costa, and E. C. dos Santos, "Digital-scalar PWM approaches applied to four-leg voltage-source inverters," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 2022–2030, May 2013.
- [31] K. Chen, "Space-vector pulse-width modulation for multiphase voltage source inverters considering reference order," *IET Power Electron.*, vol. 9, no. 1, pp. 81–94, 2016.
- [32] D. Jiang and F. Wang, "Variable switching frequency PWM for three-phase converters based on current ripple prediction," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4951–4961, Nov. 2013.
- [33] W. Cao, F. Wang, and D. Jiang, "Variable switching frequency PWM strategy for inverter switching loss and system noise reduction in electric/hybrid vehicle motor drives," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 773–780.
- [34] J. Holtz and X. Qi, "Optimal control of medium-voltage drives—An overview," *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5472–5481, Dec. 2013.
- [35] D. Jiang and F. Wang, "Variable switching frequency PWM for three-phase converter for loss and EMI improvement," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2012, pp. 1576–1583.
- [36] W. Cao, F. Wang, and D. Jiang, "Variable switching frequency PWM strategy for inverter switching loss and system noise reduction in electric/hybrid vehicle motor drives," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 773–780.
- [37] D. Jiang and F. Wang, "A general current ripple prediction method for the multiphase voltage source converter," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2643–2648, Jun. 2014.
- [38] D. Jiang and F. Wang, "Current-ripple prediction for three-phase PWM converters," *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 531–538, Jan./Feb. 2014.
- [39] G. Grandi, J. Loncarski, and O. Dordevic, "Analytical evaluation of output current ripple amplitude in three-phase three-level inverters," *IET Power Electron.*, vol. 7, no. 9, pp. 2258–2268, 2014.
- [40] G. Grandi, J. Loncarski, and O. Dordevic, "Analysis and comparison of peak-to-peak current ripple in two-level and multilevel PWM inverters," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2721–2730, May 2015.



Oier Oñederra received the B.Sc. degree in industrial electronic engineering from the University of the Basque Country, Eibar, Spain, and the M.Sc. degree in automatization and industrial electronic engineering from the University of the Basque Country, Bilbao, Spain, in 2007 and 2010, respectively, where he is working toward the Ph.D. degree.

He is currently working at IK4-Ikerlan, a research center of the Mondragon Cooperative Corporation Industrial Group in the power electronics area. His current research interests include power converters and applications of power electronics.



Iñigo Kortabarria received the M.Sc. degree in 1999 from the University of Mondragon, Mondragon, Spain, and the Ph.D. degree in 2013 from the University of the Basque Country, Bilbao, Spain, all in electronics and control engineering.

From 1999 to 2004, he was an R&D Staff Member in industrial electronics companies. From 2004 to 2014, he was an Assistant Professor in electronic technology at the Electronics Technology Department, University of the Basque Country. In 2014, he became an Associate Professor. His current research interest focuses on control of power converter topologies for the electric vehicle.



Iñigo Martínez de Alegría received the Ph.D. degree in physics from the University of the Basque Country, Bilbao, Spain, in 2012.

He has worked with Ikerlan, a research center of the Mondragon Cooperative Corporation Industrial Group in mechatronics applications, and with Azterlan, a metallurgy research center. Since 2000, he has been a Professor with the University of the Basque Country. His current research interest focuses on application of power electronics to renewable energies.



Jon Andreu received the M.Sc. degree in electronic and control engineering from the University of Mondragon, Mondragon, Spain, and the Ph.D. degree in automation and industrial electronics from the University of the Basque Country, Bilbao, Spain, in 1997 and 2008, respectively.

He was with the Ideko Research Center, where he was involved in machine tools applications. Since 2002, he has been an Assistant Professor in electronic technology at the Electronics and Telecommunications Department, University of the Basque Country.

His current research interests include power converters and applications of power electronics.



José Ignacio Gárate received the B.Sc., M.Sc., and Ph.D. degrees from the High School of Engineering of Bilbao, University of the Basque Country, Bilbao, Spain, all in telecommunication engineering, in 1994, 1998, and 2010, respectively.

He is currently working on discontinuous current consumption in battery-powered electronics, output power control for radio-frequency power amplifiers, automotive power drivers, removable energies, and medical electronics. He was also a Co-Founder and a Technical Manager of Trelec BTC S.L.L. until 2013.

He worked until 2003 in the R&D departments of Ericsson Radio S.A., Madrid, Spain, and Ericsson ABB, Lund and Gble, Sweden.