

Study of a Current Control Strategy Based on Multisampling for High-Power Grid-Connected Inverters With an *LCL* filter

Xing Zhang, *Senior Member, IEEE*, Peng Chen, Changzhou Yu, *Student Member, IEEE*, Fei Li, *Member, IEEE*, Hieu Thanh Do, *Student Member, IEEE*, and Renxian Cao

Abstract—The high-power grid-connected inverters with *LCL* filters have been widely used. Current control plays a key role in the grid-connected inverter control system. To cope with the inherent resonance of the *LCL* filter, active damping (AD) methods are usually employed. However, the AD performance is impaired by control delays which are introduced in the digital control implementation process. Besides, the lag phase due to control delays limits the system bandwidth and stability margin. The effects of control delays are more noteworthy in the high-power grid-connected inverter due to its low switching frequency. This paper investigates the current control strategy based on multisampling for the high-power grid-connected inverter with the *LCL* filter. First, the multisampled AD scheme is studied, which can reduce control delays effectively and improve AD performance. Besides, the multisampled control without additional damping whether passive or active is researched. Through the inverter-side current feedback, the system can realize single-current-loop control based on multisampling. Thus, the control system is simplified and it can be stable, and achieve better dynamic performance. Finally, experimental results show that the proposed control schemes are effective.

Index Terms—Active damping, control without additional damping (CWAD), inverter, *LCL* filter, multisample.

I. INTRODUCTION

As an interface between distributed power generation systems and the power grid, a grid-connected inverter is important in power conversion and guaranteeing to inject high-quality power into the grid [1]. With the grid-connected inverter power increasing, the *LCL* filter has been widely used. Current control plays a vital role in the grid-connected inverter control system [2].

Manuscript received March 28, 2016; revised June 13, 2016; accepted August 24, 2016. Date of publication September 7, 2016; date of current version February 27, 2017. This work was supported in part by the National Natural Science Foundation of China under Project 51277051, and in part by the National Natural Science Foundation of China under Project 51677049. Recommended for publication by Associate Editor L. Corradini.

X. Zhang, P. Chen, C. Yu, and F. Li are with the School of Electrical Engineering and Automation, Hefei University of Technology, Hefei 23009, China (e-mail: honglf@ustc.edu.cn; chenpengfut@163.com; ycz87@163.com; sandflylf@gmail.com).

H. Thanh Do is with the School of Electrical and Electronic Engineering, Hung Yen University of Technology and Education, Hung Yen 160000, Viet nam (e-mail: 3044929838@qq.com).

R. Cao is with the Sungrow Power Supply Co., Ltd., Hefei 230088, China (e-mail: crx@sungrowpower.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2016.2606461

However, the inherent resonance of the *LCL* filter is easy to cause inverter system unstable. In order to stabilize the system, some solutions have been proposed, including passive damping (PD) methods, active damping (AD) methods, and control without additional damping (CWAD) whether passive or active. The PD method usually adds a resistor in the *LCL* filter, which is easy to implement but at the expense of increased losses [3], [4]. The power loss is unacceptable especially in a high-power system. The AD methods are adopted to damp the resonance through the modification of the control algorithm, including virtual resistance method [5], notch filter method [6], double current loop control [7], state feedback [8], etc. AD methods are realized flexibly while need extra sensors generally. The CWAD can be realized through single-current-loop control [9], [10]. This scheme avoids additional power loss and sensors, reducing system cost and simplifying the control algorithm.

However, the computation delay and pulse width modulation (PWM) delay are introduced in the digital control implementation process [11], [12]. These control delays have a significant influence on the AD method, leading to poor performance [13]. Moreover, the lag phase caused by delays can limit system bandwidth and stability margin [12]. In order to reduce control delays for improving AD control performance, several solutions have been addressed in many publications [13]–[15]. Wu and Lehn [14] present a control method combining deadbeat current control with optimal state-feedback pole assignment. The scheme can be considered as the way of predictive control. This control scheme usually depends on a plant model to predict the needed control signal, thus it may introduce additional estimation errors due to inaccurate plant parameters. The other type of method to reduce control delays is to shift the sampling instant toward the PWM reference update instant [13] or modify the PWM modulation such as dual sampling modes [15]. This kind scheme can reduce the computation delay but not the PWM delay. The PWM delay cannot be neglected especially at low switching frequency in a high-power grid-connected inverter. In fact, multisampling is a promising approach to reduce the computation delay and the PWM delay. Such sampling scheme has been studied in [16] and [17], where the filter is the *L* filter without considering resonance peak. However, the multisampling approach has been rarely studied in the high-power inverter with an *LCL* filter. In this paper, it is extend to the AD control for the *LCL*-filter inverter.

The study of CWAD also has been discussed in recent literatures [10], [18]–[20]. It has been demonstrated that single-current-loop control can be made stable. Simple but effective single-current-loop control strategies with traditional proportional-integral (PI) controller are promising control strategies, and these control strategies are popular in industrial applications [20]. In [10], it is shown that both inverter-side current feedback (ICF) and grid-side current feedback (GCF) can be employed to realize single-current-loop control, and the delay time significantly affects system stability. For a GCF loop, a time delay addition method is needed. However, additional delay causing phase lag will limit system bandwidth and stability margin. Moreover, in an industrial converter, the current sensors are integrated on the converter side as they are used for protection [21]. Then, it needs extra sensors to measure grid current when applying the GCF loop, thus it may be an unsatisfactory choice. Alternatively, for the ICF loop, the delay time needs to be reduced to stabilize the system. This scheme just requires one set of current sensors on the converter side, and it is chosen in this paper. As for the ICF loop control, to reduce control delays, a linear predictor-based time delay reduction method is proposed in [10]. However, the predictor largely depends on system parameters and may have poor performances because of the low switching frequency in a high-power inverter [22]. Since the multisampling approach can reduce control delays effectively, it should be able to realize ICF single-current-loop control, which so far has not yet been extensively studied in the literature.

This paper investigates the multisampled AD method based on capacitor voltage feedback. Compared with conventional sampling AD, it reduces the control delays and improves the AD performance. Then the CWAD based on multisampling is researched in this paper. It is stable to realize ICF single-current-loop control. With this scheme, it avoids using extra sensors, reducing system cost and control algorithm complexity, and the current dynamic response performance and the system stability margin are greatly improved. Furthermore, the experimental comparison of these two control strategies are carried out by a small-scale experiment. The remainder of this paper is organized as follows. In Section II, the current control of inverter with the *LCL* filter is introduced. In Section III, the active damping control based on multisampling is presented. In Section IV, the current CWAD based on multisampling is presented. Section V shows some experimental results and Section VI summarizes the conclusions.

II. CURRENT CONTROL OF THE GRID-CONNECTED INVERTER WITH THE *LCL* FILTER

A. System Description

The configuration of a three phase grid-connected inverter with an *LCL* filter is shown in Fig. 1(a), where V_{dc} is DC voltage. L_1 is the inverter-side inductor, L_2 is the grid-side inductor, and C is the filter capacitor. Its equivalent single-phase circuit is shown in Fig. 1(b), where v_{inv} is the output voltage of the inverter and e is the grid voltage. i_1 is the inverter-side current sensed for feedback, and i_2 is the grid-side current injected to the grid.




Fig. 1. A three phase grid-connected inverter with the *LCL* filter. (a) System circuit. (b) Equivalent single-phase circuit.




Fig. 2. Control structure of active damping.

The transfer function related to the inverter output voltage v_{inv} and the inverter-side current i_1 , and the resonant frequency are expressed, respectively, as follows:

$$G_p(s) = \frac{i_1}{v_{inv}} = \frac{L_2 C s^2 + 1}{L_1 L_2 C s^3 + (L_1 + L_2) s}, \quad (1)$$

$$\omega_{res} = 2\pi f_{res} = \sqrt{\frac{L_1 + L_2}{L_1 L_2 C}}. \quad (2)$$

In the high-power grid-connected inverter, the switching frequency is low. In order to filter out the harmonic of the switching frequency, the resonant frequency of the *LCL* filter is usually only a few hundred hertz [23], which limits the system bandwidth and affects the stability.

B. Active Damping Control Based on Capacitor Voltage Feedback

The capacitor voltage feedback active damping is one of the first studied methods and continues being in use [21], [24], [25]. It has turned out that the feedback of capacitor voltage through lead-lag network is a kind of effective method to damp resonance [21]. The control structure is shown in Fig. 2. The current control uses the synchronous rotating dq-frame, and the phase angle of




Fig. 3. Control block of current loop control with active damping.




Fig. 4. Bode diagram of the LCL filter with the lead-lag network.

grid is obtained through a phase-locked loop (PLL). The active current reference i_d^* is generated by the outer voltage loop, and the reactive current reference i_q^* is given according to the needed reactive power. The inverter-side currents are sensed and compared to the current reference. Then the current error is sent to the current controller, which is the PI controller here. The capacitor voltage is fed back through lead-lag network $M(s)$ to damp the LCL filter resonance actively.

Because the dynamics of the voltage loop is much slower than that of the current loop and the dc-link can be assumed to be constant [26], the current loop can be analyzed independently. Therefore, the following analysis considers the characteristics of the current loop only. The current loop control block diagram is shown in Fig. 3. $G_c(s)$ is the PI controller and $G_d(s)$ is the control delays. K_{pwm} represents the gain of the PWM.

The lead-lag network $M(s)$ is expressed as [27]

$$M(s) = k_d \frac{T_d s + 1}{\alpha T_d s + 1} \quad (3)$$

where k_d , T_d and α are the parameters of the lead-lag network.

If not considering control delays, the bode diagram of the LCL filter with a lead-lag network is shown in Fig. 4. As seen, this AD method has good inhibition effect on the resonant peak.

As aforementioned, Fig. 4 is obtained without considering control delays. It works in the situation that the delays can




Fig. 5. Conventional sampling digital control for the PWM diagram. (a) Single-update mode. (b) Double-update mode.

be ignored in a high switching frequency inverter. However, the switching frequency is usually low to reduce the switching loss in the high-power grid-connected inverter, thus the control delays could not be ignored and affect AD performance.

C. Control Delays in the Current Control Loop

Commonly, the grid-connected inverter is controlled based on digital signal processor (DSP). Conventional sampling digital control for PWM include single-update mode and double-update mode [28], [29], shown in Fig. 5, where T_c is sampling period and T_s is switching period.

As seen in Fig. 5, the signal sampling and update are operated at the valley or the peak of the triangular carrier. With the digital control, there is computation and PWM delays. The computation delay is the time duration between the sampling instant and the modulation waveform update instant, which is used for sampling and calculation [15]. The computation delay time is one sampling period T_c , thus it is equal to the switching period T_s for single-update mode [see Fig. 5(a)] or half of the switching period $T_s/2$ for double-update mode [see Fig. 5(b)].

The PWM delay is often considered as definitely half of the sampling period [11], [15]. The modulation waveform is constant after it has been updated until the next update instant, which forms a sinusoidal step waveform, while the output of the inverter is a PWM square waveform. The PWM delay is generated

in the transport process from the sinusoidal step waveform to the PWM square waveform.

The PWM model is built through a small-signal Laplace-domain analysis in [28]. According to the conclusion in [28], the single-update PWM model and the double-update PWM model are expressed, respectively, as follows:

$$G_{\text{PWM},1}(s) = \frac{1}{2} \left(e^{-s \frac{DT_c}{2}} + e^{-s \frac{(2-D)T_c}{2}} \right), \quad (4)$$

$$G_{\text{PWM},2}(s) = \frac{1}{2} \left(e^{-s(1-D)T_c} + e^{-sDT_c} \right) \quad (5)$$

where D is duty cycle.

Frequency-domain models of (4) and (5) are denoted as

$$G_{\text{PWM},1}(j\omega) = \cos \left(\frac{\omega(1-D)T_c}{2} \right) e^{-j\omega \frac{T_c}{2}}, \quad (6)$$

$$G_{\text{PWM},2}(j\omega) = \cos \left(\omega \left(D - \frac{1}{2} \right) T_c \right) e^{-j\omega \frac{T_c}{2}} \quad (7)$$

where ω is the angular frequency.

As can be seen, the delay of PWM modulation is the half sampling period $T_c/2$.

In a word, the control delays are introduced in the digital control for inverter based on DSP, including the computation delay and the PWM delay. The total delay time t_d is $3T_c/2$. For the single-update mode, $T_s = T_c$, the delay time is $3T_s/2$. For the double-update mode, $T_s = 2T_c$, the delay time is $3T_s/4$.

D. Analysis of Stability Impacted by Control Delays

According to Fig. 3, the transfer function of the control loop is given by

$$\begin{aligned} G_{AD}(s) &= \frac{I_2(s)}{I_1^*(s)} \\ &= \frac{G_c(s)G_d(s)K_{\text{PWM}}}{(s^3 L_1 L_2 C + s^2 L_2 C G_c(s)G_d(s)K_{\text{PWM}} + s L_2 + s L_1 + s L_2 M(s)G_d(s)K_{\text{PWM}} + G_c(s)G_d(s)K_{\text{PWM}})}. \end{aligned} \quad (8)$$

The transfer function of the PI controller can be expressed as

$$G_c(s) = K_p + \frac{K_i}{s} \quad (9)$$

where K_p is the proportional coefficient and K_i is the integral coefficient.

Since the integral coefficient has little effect at the amplitude–frequency characteristics of high frequency, the proportional coefficient K_p determines the cutoff frequency of the system. Therefore, a larger K_p means a faster dynamic response and a larger loop gain at low frequencies [30]. The integral term can be designed to have a negligible influence on system stability, so in the analysis and experiment it is kept at the same value and small relatively in different sampling control schemes. The K_p is adjusted to reflect the system bandwidth and stable margin at different control schemes. For the conventional sampling PWM control, the control delays will limit the range of K_p to ensure system stability. Taking the single-update mode as an example,

TABLE I
PARAMETERS OF GRID-CONNECTED INVERTER WITH LCL FILTER

Parameters	Values
Rated power P	5 kW
Grid voltage e_{AB}	110 V
Fundamental frequency f	50 Hz
DC-link voltage V_{dc}	210 V
Switching frequency f_s	2 kHz
Inverter-side inductor L_1	2 mH
Grid-side inductor L_2	1 mH
Filter capacitor C	50 μ F




Fig. 6. Pole-zero map by varying K_p from small to large. (a) Without control delays. (b) With control delays.

the system stability at different K_p is analyzed with and without time delay. The related parameters are given in Table I.

Fig. 6 shows the pole-zero map according to (8) by varying K_p . Without considering control delays, the pole-zero map according to K_p from small to large in a certain range is shown in Fig. 6(a). It can be seen that poles are located in the unit




Fig. 7. Bode diagrams by varying K_p from small to large. (a) Without control delays. (b) With control delays.

circle, so the system can be stable. While considering control delays, the pole-zero map according to K_p from small to large in a certain range is shown in Fig. 6(b). It shows that when K_p increases to some value, poles moving outside of the unit circle, the system becomes unstable from stable.

Fig. 7 shows the bode diagram according to (8) by varying K_p . Without considering control delays, the bode diagram according to K_p from small to large in a certain range is shown in Fig. 7(a). It can be seen that the resonant peak is inhibited around the resonant frequency. While considering control delays, the bode diagram according to K_p from small to large in a same range as Fig. 7(a) is shown in Fig. 7(b). It shows that when K_p is small, the resonant peak can be inhibited. While K_p increases to some value, the resonant peak exists, which impairs the system stability.

As analyzed above, the delay affects system stability even if the AD method has been used. When delay is large, in order to ensure system stability, the value of K_p cannot be too large, which limits bandwidth and stability margin.

III. ACTIVE DAMPING CONTROL BASED ON MULTISAMPLING

A. PWM Modulation Based on Multisampling

In order to reduce the computation delay and the PWM delay, the multisampling approach can be used. The multisampled PWM digital implementation is shown in Fig. 8(a). With this approach, signals such as voltage and current are sampled and the modulation waveforms signal are updated N times per




Fig. 8. PWM with multisampling. (a) Multisampled PWM digital implementation. (b) Diagram of multisampling for PWM in one switching period.

switching period, where N is multisampling coefficient, that is, $f_c = N \cdot f_s$ (f_c is sampling frequency and f_s is switching frequency). As shown in Fig. 8(a), the computation delay is one sampling period T_c , that is, T_s/N .

As for the PWM transport process, it is different with single-update and double-update modes. In the condition of multisampling, not every modulation signal interacts with carrier to generate PWM pulses. The PWM delay is a half sampling period, which can be analyzed with the small-signal method [28], [31]. It is shown in Fig. 8(b) in detail. $M_{(n,k)}$ represents the k th update modulation signal of the N th switching period. For example, $M_{(n,2)}$ and $M_{(n,3)}$ represent the second and the third update modulation signal in the n th switching period, which interact with the rise and fall ramp of the triangle carrier, respectively. $t_N[t_k]$ denotes the update instant preceding t_k . As shown in Fig. 8(b), T_1 and T_2 denote the time of PWM falling edge and the rising edge, respectively, then $t_N[T_1]$ is the

update instant preceding T_1 , so as $t_N[T_2]$. t_{d1} is the time between $t_N[T_1]$ and T_1 , and t_{d2} is the time between $t_N[T_2]$ and T_2 . According to the small-signal analysis method used in [28] and [31], PWM model can be given by

$$G_{\text{PWM},N}(s) = \frac{1}{2} (e^{-st_{d1}} + e^{-st_{d2}}). \quad (10)$$

The modulation waveform in a switching period can be considered approximately as a constant value because the switching period is relatively small to the fundamental wave period. Then t_{d1} and t_{d2} are expressed as

$$\begin{cases} t_{d1} = T_1 - t_N [T_1] \approx \frac{1}{2} (1 - D) T_s - t_N \left[\frac{1}{2} (1 - D) T_s \right] \\ t_{d2} = T_2 - t_N [T_2] \approx \frac{1}{2} (1 + D) T_s - t_N \left[\frac{1}{2} (1 + D) T_s \right] \end{cases}. \quad (11)$$

The frequency domain of (10) is given by

$$\begin{aligned} G_{\text{PWM},N}(j\omega) \\ = \cos \frac{\omega(t_{d1} - t_{d2})}{2} \left(\cos \frac{\omega(t_{d1} + t_{d2})}{2} - j \sin \frac{\omega(t_{d1} + t_{d2})}{2} \right). \end{aligned} \quad (12)$$

The signals are sampled at equal time interval in a switching period, so

$$\begin{aligned} & \frac{1}{2} (t_{d1} + t_{d2}) \\ & = \frac{1}{2} \left(T_s - \left(t_N \left[\frac{1}{2} (1 + D) T_s \right] + t_N \left[\frac{1}{2} (1 - D) T_s \right] \right) \right) \\ & = \frac{1}{2} \frac{T_s}{N}. \end{aligned} \quad (13)$$

From (10) and (13), the PWM model can be given by

$$G_{\text{PWM},N}(j\omega) = \cos \frac{\omega(t_{d1} - t_{d2})}{2} e^{-j\omega \frac{T_s}{2N}}. \quad (14)$$

Since $t_{d1} - t_{d2}$ is small, (14) shows that PWM can be considered as a pure delay link under the condition of multisampling, and the delay time is $T_s/2N$.

Through the above analysis, it can be seen that the total delay time is $t_d = T_s/N + T_s/2N = 3T_s/2N$ for multisampling PWM digital control, and the delay time is related to multisampling coefficient N . Compared with single-update and double-update modes, the delay time is reduced by increasing the value of N . However, the value of N should not be too large, because the modulation signal needs enough time to be calculated out before the next sampling instant. If the value of N is too large, the control chip is required to have high computational speed. Moreover, the improvement of system control performance is not obvious [17].

In a word, it can be found that the control delay of conventional sampling and multisampling PWM digital control can be expressed as $t_d = 3T_s/2N$, so it is given as (15) in a uniform way to represent the control delays in different sampling approaches. It denotes single-update when $N = 1$, double-update when $N = 2$ and natural sampling when $N \rightarrow \infty$. The delay

time in natural sampling is zero [32]

$$G_d(s) = e^{-s \frac{3T_s}{2N}}. \quad (15)$$

B. Active Damping With Capacitor Voltage Feedback Based on Multisampling

The expression of lead-lag network $M(s)$ has been given in (3). The design method of $M(s)$ is important, which is analyzed in detail in [21] and used here. From (3), the maximum phase shift φ is obtained as

$$\varphi = \arcsin \frac{1 - \alpha}{1 + \alpha}. \quad (16)$$

In order to damp the resonance peak actively, the lead-lag network has better behave as a differentiator at frequencies around the resonance frequency, where damping is necessary, by selecting φ close to 90° and frequency of φ equal to resonance frequency [21], that is

$$\begin{aligned} 90^\circ & = \varphi - \omega_{\text{res}} \frac{1.5T_s}{N} \frac{360}{2\pi} \\ \omega_m & = \frac{1}{T_d \sqrt{\alpha}} = \sqrt{\frac{L_1 + L_2}{L_1 L_2 C}}. \end{aligned} \quad (17)$$

T_d and α are confirmed according to the above conditions. k_d is selected by pole-zero map, which is obtained according (8) by varying k_d from small to large, as shown in Fig. 9. To show the advantage of multisampled AD, the double-update AD and the multisampled ($N = 8$) AD are analyzed comparatively, and it can be seen that to achieve the optimal active damping performance, for double-update, $k_d = -0.6$, for multisampling, $k_d = 0.1$.

The pole-zero map according to K_p varying from small to large is shown in Fig. 10. It shows that the range of K_p increases for multisampling, which denotes that system can obtain higher bandwidth and stable margin compared with double-update.

IV. CURRENT CWAD BASED ON MULTISAMPLING

From above analysis, compared with conventional sampling AD, multisampled AD improves the system control performance. However, for the active damping method, it usually needs additional sensors, leading to increase cost. What's more, the control algorithm is complex, so it requires to be repeated debugging based on the actual situation in order to get the best control performance when it is employed. To address this issue, the CWAD is a promising scheme. Fig. 11 shows the control block of ICF single-current-loop control. This method does not require additional damping methods and control algorithm is simple, resulting in a cost-effective solution.

In [10], the relationship between control delays and stability of single-loop controlled grid-connected inverters with *LCL* filters has been fully studied. It shows that delay is the key factor to affect stability for ICF single-loop control and analyzes the range of control delay for system stability. Through the analysis in [10], there are many available ranges for the control delay. While considering achieving the highest bandwidth, the range




Fig. 9. Pole-zero map by varying k_d from small to large. (a) Double-update. (b) Multisample ($N = 8$).

of time delay can be expressed as

$$t_d < \frac{\pi}{2\omega_{res}}. \quad (18)$$

In this paper, t_d is $3T_c/2$ and ω_{res} is $2\pi f_{res}$. So according to (18), the stable range can be derived as

$$f_c > 6f_{res}. \quad (19)$$

It shows that the stable range for ICF single-loop control is $f_c > 6f_{res}$. Here, one-sixth of the sampling frequency ($f_c/6$) can be regarded as the critical frequency (f_{crit}). When $f_{res} < f_{crit}$, system can be stable.

Usually, in order to better filter out the switching frequency harmonics, f_{res} is usually set to $f_s/4 \sim f_s/2$ [30]. In this condition, because of different control delays, different sampling schemes affect system stability. It is analyzed as follows.

For the single-update, $f_{crit} = f_s/6$, $f_{res} > f_{crit}$, the system is unstable. For double-update, $f_{crit} = f_s/3$, if f_{res} is




Fig. 10. Pole-zero map by varying K_p from small to large. (a) Double-update. (b) Multisample ($N = 8$).




Fig. 11. Control block of the ICF single-current-loop.

$f_s/4 \sim f_s/3$, then the system is stable. If f_{res} is $f_s/3 \sim f_s/2$, according to the conclusion above, it seems that the system is unstable. However, the conclusion about $f_{crit} = f_c/6$ is drawn from ignoring some uncertain factors such as parasitic damping and dead zone effect. If these factors are considered, even when f_{res} is $f_s/3 \sim f_s/2$, system maybe stable for double-update, but the stable margin is uncertain. Therefore, under the condition of double-update, the system stability is uncertain and it obviously can not be adopted directly.

To ensure sufficient stability margin, the control delays need to be further reduced. The multisampling approach is used to reduce control delays and analyzed as follows.




Fig. 12. Pole-zero map by varying $K_p/2$ for ICF sing-current-loop control. (a) Multisample ($N = 4$). (b) Multisample ($N = 8$).

The transfer function from Fig. 11 is expressed as

$$G_{CWAD}(s) = \frac{I_2(s)}{I_1^*(s)} = \frac{G_c(s) G_d(s) K_{PWM}}{(s^3 L_1 L_2 C + s^2 L_2 C G_c(s) G_d(s) K_{PWM} + s L_1 + s L_2 + G_c(s) G_d(s) K_{PWM})}. \quad (20)$$

From (20), the pole-zero map according to K_p varying from small to large is shown in Fig. 12. It shows that the range of K_p increases with multisampling coefficient increasing. So we can obtain the conclusion that it does not need additional sensors to get better control performance by using ICF under the condition of multisampling.




Fig. 13. Photograph of the experimental prototype.

V. EXPERIMENTAL VERIFICATION

A. Description of the Prototype


Experiments are carried out on a small-scale prototype system of a three-phase grid-connected inverter with an LCL filter, which is shown in Fig. 13. The control circuit is implemented on a DSP chip TMS320F28335. The parameters of the prototype are shown in Table I where the grid (line-voltage rms value is 400 V) is connected to the inverter via a transformer (transformation ratio is 380/105).

B. Experimental Results


Fig. 14 gives the steady-state current waveforms under control with CWAD and AD for double-update. Without the AD control algorithm, the system can be stable but K_p is small [see Fig. 14(a)]. Thus system bandwidth is low. If K_p increases, currents oscillate even in the steady state as shown in Fig. 14(b). In this case, the AD method based on capacitor voltage feedback is adopted to increase system damping and currents are stable, as shown in Fig. 14(c).

Fig. 14 shows that conventional sampling AD can damp resonance and improve bandwidth to a certain extent. However, the AD could not reduce the control delays and the bandwidth and stability margin is still limited due to control delays. If K_p is tuned larger, currents oscillate as shown in Fig. 15(a) and the spectrum of i_{2a} is shown in Fig. 15(b). In this case, a multi-sampled AD scheme is used to make currents stable as shown in Fig. 15(c) and the spectrum is shown in Fig. 15(d). It shows that using a multisampling approach can improve the stability margin of AD control. As to the harmonic components around the switching frequency, they are attenuated owing to the effect of the LCL filter, which is shown as the partial enlarged view in Fig. 15(b) and (d). They are small and have little influence on control performance and output current spectra.


Fig. 16 gives the current dynamic performance in the d axis of the rotating dq -frame under the condition of different sampling AD schemes. In order to observe the dynamic response clearly, current data are obtained from the DSP serial communication interface and stored. Then the dynamic response waveforms are




(a)



(a)



(b)




(c)


Fig. 14. Steady state current waveforms for double-update. (a) CWAD scheme ($K_p = 15$). (b) CWAD scheme ($K_p = 30$). (c) AD scheme ($K_p = 30$).

obtained according to the stored data by using MATLAB. i_d^* is the given current reference, i_d is the actual current feedback, and Δi_d is the current error between i_d^* and i_d . For the AD scheme of double-update PWM digital control, when $K_p = 30$, current recovers in the steady state again after about 57 ms, as shown in Fig. 16(a). If K_p is tuned to 80, currents oscillate [see Fig. 15(a)], so its dynamic response waveforms are not shown. In this case, multisampled AD is used, and current becomes stable. In the dynamic experiment, current recovers in the steady state after about 32 ms, as shown in Fig. 16(b). It shows that using the multisampling approach can improve dynamic response of AD control.


Fig. 17 gives the current waveforms when the CWAD scheme is adopted. It is achieved through ICF single-current-loop



(b)



(c)



(d)

Fig. 15. Steady state current waveforms for different sampling AD schemes when $K_p = 80$. (a) double-update AD scheme. (b) Current spectrum of i_{2a} for the double-update AD scheme. (c) Multisampled AD scheme ($N = 8$). (d) Current spectrum of i_{2a} for multisampled AD scheme ($N = 8$).




Fig. 16. Dynamic response current waveforms in d axis for different sampling AD schemes. (a) Double-update AD scheme ($K_p = 30$). (b) MultiMultisampled AD scheme ($N = 8$, $K_p = 80$).

control based on multisampling. Due to delay reduced further, the stability margin is improved, thus current can be stable when $K_p = 80$ even without additional damping, as shown in Fig. 17(a). The spectrum of i_{2a} is shown in Fig. 17(b). The harmonic components around the switching frequency are attenuated by the LCL filter and have little influence on output current spectra in this experiment. Compared with AD, CWAD avoids using extra sensors and simplifies control algorithm. However, the total harmonic distortion (THD) of i_{2a} with CWAD is larger slightly than that with AD. The resonance peak is inhibited with AD while it is not with CWAD, thus the harmonic around resonance frequency with CWAD is also slightly larger than that with AD [see Figs. 15(d) and 17(b)]. On the other hand, the CWAD system has a better dynamic performance. Fig. 17(c) shows that current recovers in the steady state after about 25 ms.

VI. CONCLUSION

As for the high-power grid-connected inverter with the LCL filter, the control delays can affect AD control and limit system bandwidth and stability margin, leading to poor control performance. In this paper, on the basis of conventional sampling AD control, multisampled AD control is studied to improve AD performance. On the other hand, AD scheme usually requires additional sensors. Based on the analysis, the multisampled CWAD scheme through ICF single-current-loop control is further researched that reduces the system cost and control algorithm complexity, meanwhile improving system bandwidth and stability margin.

In order to validate the proposed control scheme, an experimental prototype is built and tested. The experimental results




Fig. 17. Current waveforms using the CWAD scheme based on multisampling ($N = 8$) when $K_p = 80$. (a) Steady-state current waveforms. (b) Current spectrum of i_{2a} for steady-state current waveforms. (c) Dynamic response current waveforms.

verified the effectiveness of the control scheme investigated in this paper. Except for system bandwidth and stability margin, current harmonic control is also important for the high-power grid-connected inverter. Because of the sampling frequency increasing, some harmonic will be injected into the control loop. It is a complex problem for multisampling and may be related to multisampling coefficient, sampling location, and other factors, which will be analyzed in future work.


REFERENCES

- [1] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398–1409, Oct. 2006.
- [2] J. Dannehl, C. Wessels, and F. W. Fuchs, "Limitations of voltage-oriented PI current control of grid-connected PWM rectifiers with LCL filters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 380–388, Feb. 2009.
- [3] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1281–1291, Sep.–Oct. 2005.
- [4] R. Pena-Alzola, M. Liserre, F. Blaabjerg, R. Sebastian, J. Dannehl, and F. W. Fuchs, "Analysis of the passive damping losses in LCL-filter-based grid converters," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2642–2646, Jun. 2013.
- [5] J. He and Y. W. Li, "Generalized closed-loop control schemes with embedded virtual impedances for voltage source converters with LC or LCL filters," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1850–1861, Apr. 2012.
- [6] C. Liu, X. Zhang, L. H. Tan, and F. Liu, "A novel control strategy of LCL-VSC based on notch concept," in *Proc. 2010 IEEE 2nd Int. Symp. Power Electron. Distrib. Gen. Syst.*, pp. 343–346, 2010.
- [7] F. Liu, Y. Zhou, S. X. Duan, J. J. Yin, B. Y. Liu, and F. R. Liu, "Parameter design of a two-current-loop controller used in a grid-connected inverter system with LCL filter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4483–4491, Nov. 2009.
- [8] M. Y. Xue, Y. Zhang, Y. Kang, Y. X. Yi, S. M. Li, and F. R. Liu, "Full feedforward of grid voltage for discrete state feedback controlled grid-connected inverter with LCL filter," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4234–4247, Oct. 2012.
- [9] R. Teodorescu, F. Blaabjerg, M. Liserre, and A. Dell'Aquila, "A stable three-phase LCL-filter based active rectifier without damping," in *Proc. 2003 IEEE Ind. Appl. Conf.*, 2003, vol. 1–3, pp. 1552–1557.
- [10] J. Wang, J. D. Yan, L. Jiang, and J. Zou, "Delay-dependent stability of single-loop controlled grid-connected inverters with LCL filters," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 743–757, Jan. 2016.
- [11] R. D. Middlebrook, "Predicting modulator phase lag in PWM converter feedback loops," *Proc. Adv. Switchedmode Power Convers.*, 1981, pp. 245–250.
- [12] D. G. Holmes, T. A. Lipo, B. P. McGrath, and W. Y. Kong, "Optimized design of stationary frame three phase AC current regulators," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2417–2426, Nov. 2009.
- [13] D. H. Pan, X. B. Ruan, C. L. Bao, W. W. Li, and X. H. Wang, "Capacitor-Cc-feedback active damping with reduced computation delay for improving robustness of LCL-type grid-connected inverter," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3414–3427, Jul. 2014.
- [14] E. Wu and P. W. Lehn, "Digital current control of a voltage source converter with active damping of LCL resonance," in *Proc. 2005 IEEE 20th Annu. Conf. Expo. Appl. Power Electron.*, 2005, pp. 1642–1649.
- [15] D. S. Yang, X. B. Ruan, and H. Wu, "A real-time computation method with dual sampling mode to improve the current control performance of the LCL-type grid-connected inverter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4563–4572, Jul. 2015.
- [16] L. Corradini, W. Stefanutti, and P. Mattavelli, "Analysis of multi-sampled current control for active filters," *IEEE Trans. Ind. Appl.*, vol. 44, no. 6, pp. 1785–1794, Nov.–Dec. 2008.
- [17] J. Bocker and O. Buchholz, "Can oversampling improve the dynamics of PWM controls?," in *Proc. 2013 IEEE Int. Conf. Ind. Tech.*, 2013, pp. 1818–1824.
- [18] Y. Tang, P. C. Loh, P. Wang, F. H. Choo, and F. Gao, "Exploring inherent damping characteristic of LCL-filters for three-phase grid-connected voltage source inverters," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1433–1443, Mar. 2012.
- [19] J. J. Yin, S. X. Duan, and B. Y. Liu, "Stability analysis of grid-connected inverter with LCL filter adopting a digital single-loop controller with inherent damping characteristic," *IEEE Trans. Ind. Informat.*, vol. 9, no. 2, pp. 1104–1112, May 2013.
- [20] C. Zou, B. Liu, S. Duan, and R. Li, "Influence of delay on system stability and delay optimization of grid-connected inverters with LCL filter," *IEEE Trans. Ind. Informat.*, vol. 10, no. 3, pp. 1775–1784, Aug. 2014.
- [21] R. Pena-Alzola, M. Liserre, F. Blaabjerg, R. Sebastian, J. Dannehl, and F. W. Fuchs, "Systematic design of the lead-lag network method for active damping in LCL-filter based three phase converters," *IEEE Trans. Ind. Informat.*, vol. 10, no. 1, pp. 43–52, Feb. 2014.
- [22] S. Bibian and H. Jin, "Time delay compensation of digital control for DC switchmode power supplies using prediction techniques," *IEEE Trans. Power Electron.*, vol. 15, no. 5, pp. 835–842, 2000.
- [23] M. Zabaleta, E. Burguete, D. Madariaga, I. Zubimendi, M. Zubiaga, and I. Larrazabal, "LCL grid filter design of a multi-megawatt medium-voltage converter for offshore wind turbine using SHEPWM modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1993–2001, Mar. 2016.
- [24] C. Yu, X. Zhang, F. Liu, H. Xu, C. Qiao, Z. Shao *et al.*, "A general active damping method based on capacitor voltage detection for grid-connected inverter," in *Proc. 2013 IEEE ECCE Asia Downunder*, 2013, pp. 829–835.
- [25] J. Dannehl, F. W. Fuchs, S. Hansen, and P. B. Thogersen, "Investigation of active damping approaches for PI-based current control of grid-connected pulse width modulation converters with LCL filters," *IEEE Trans. Ind. Appl.*, vol. 46, no. 4, pp. 1509–1517, Jul.–Aug. 2010.
- [26] X. Fu and S. Li, "Control of single-phase grid-connected converters with LCL filters using recurrent neural network and conventional control methods," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 5354–5364, Jul. 2016.
- [27] S. Y. Yang, X. Zhang, C. W. Zhang, and Z. Xie, "Study on active damping methods for voltage source converter with LCL input filter," in *Proc. 2009 IEEE 6th Int. Power Electron. Motion Control Conf.*, 2009, vol. 1–4, pp. 2116–2120.
- [28] D. M. Van De Sype, K. De Gussemé, A. P. Van den Bossche, and J. A. Melkebeek, "Small-signal Laplace-domain analysis of uniformly-sampled pulse-width modulators," in *Proc. 2004 IEEE 35th Annu. Power Electron. Spec. Conf.*, 2004, vol. 1–6, pp. 4292–4298.
- [29] D. M. Van de Sype, K. D. Gussemé, A. P. Van den Bossche, and J. Melkebeek, "Small-signal z-domain analysis of digitally controlled converters," in *Proc. 2004 IEEE 35th Annu. Power Electron. Spec. Conf.*, 2004, pp. 4299–4305.
- [30] C. Bao, X. Ruan, X. Wang, W. Li, D. Pan, and K. Weng, "Step-by-step controller design for LCL-type grid-connected inverter with capacitor-current-feedback active-damping," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1239–1253, Mar. 2014.
- [31] L. Corradini and P. Mattavelli, "Modeling of multi-sampled pulse width modulators for digitally controlled DC–DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1839–1847, Jul. 2008.
- [32] L. Corradini, P. Mattavelli, E. Tedeschi, and D. Trevisan, "High-bandwidth multi-sampled digitally controlled DC–DC converters using ripple compensation," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1501–1508, Apr. 2008.




Xing Zhang (M'13–SM'14) was born in Shanghai, China, in 1963. He received the B.S., M.S., and Ph.D. degrees in electric engineering and automation from Hefei University of Technology, Hefei, China, in 1984, 1990, and 2003, respectively.

Since 1984, he has been a Faculty Member in the School of Electric Engineering and Automation, Hefei University of Technology, where he is currently a Professor and is also at the Photovoltaic Engineering Research Center of Ministry of Education. His main research interests include photovoltaic generation technologies, wind power generation technologies, and distributed generation system.



Peng Chen was born in Hebei, China, in 1990. He received the B.S. degree in electrical engineering and automation from Hefei University of Technology, Hefei, China, in 2013. He is currently working toward the M.S. degree in power electronics at Hefei University of Technology.

His current research interests include active damping and control for a high-power grid-connected inverter.



Changzhou Yu (S'13) was born in Sichuan, China, in 1987. He received the B.S. degree in electric engineering and automation from Hefei University of Technology, Hefei, China, in 2009. He is currently working toward the Ph.D. degree in electric engineering and automation in Hefei University of Technology.

His current research interests include control of photovoltaic converters, parallel converter systems, and photovoltaic generation technologies.



Fei Li (S'13) was born in Anhui, China, in 1984. He received the B.S. degrees in electric engineering and automation from Hefei University of Technology, Hefei, China, in 2008. He is currently working toward the Ph.D. degree in electric engineering and automation in Hefei University of Technology.

His current research interests include filter topology and parameter design, harmonic mitigation in parallel converter systems, and photovoltaic generation technologies.



Hieu Thanh Do (S'14) was born in Hai Duong, Vietnam, in 1985. He received the B.S. degree in electrical engineering from Hung Yen University of Technology and Education, Hung Yen, Vietnam, in 2008, the M.S. degree in automation engineering from Le Quy Don University, Ha Noi, Vietnam, in 2010, and the Ph.D degree in electrical engineering and automation from Hefei University of Technology, in 2016.

Since 2017, he has been a Faculty Member at Hung Yen University of Technology and Education, where he is currently a Doctor in the Department of Electrical and Electronic Engineering. His current research interests include power electronics and its application in renewable energy systems.



Renxian Cao was born in Zhejiang, China, in 1968. He received the B.S. and M.S. degrees in electric engineering and automation from Hefei University of Technology, Hefei, China, in 1990 and 1993, respectively.

He is currently the General Manager of Sungrow Power Supply Co., Ltd., Hefei, China, and a Professor of the School of Electric Engineering and Automation, Hefei University of Technology. His main research interests include photovoltaic generation technologies, wind power generation technologies, and distributed generation system.