

Letter

Passive Balancing of Peak Currents Between Paralleled MOSFETs With Unequal Threshold Voltages

Yincan Mao, *Student Member, IEEE*, Zichen Miao, Chi-Ming Wang, and Khai D. T. Ngo, *Fellow, IEEE*

Abstract—The peak switching currents of two paralleled MOSFETs turned ON/OFF by one gate driver could differ significantly owing to the mismatch in threshold voltages (V_{th}). The passive balancing method described herein employs one inductor and one resistor per MOSFET to force the currents to track with negligible penalty in loss. Sensors, feedbacks, and knowledge of gate-related parameters (such as gate charge, polarity of V_{th} difference, gate impedances, etc.) are not required. The passive components are designed using an inequality involving V_{th} , rise time, and unbalance percentage. The mismatch in peak currents is reduced from 15% to 1% between SiC MOSFETs tested at 20 A and 300 V with 19% V_{th} variation.

Index Terms—Current balancing, paralleled MOSFETs, passive compensation, threshold voltage mismatch.

I. INTRODUCTION

THE parallel connection of MOSFETs increases the current capability considering cost effectiveness and manufacturability [1], [2]. Paralleled MOSFETs cannot resemble a single device due to the unavoidable variation in device parameters during production. The variations in on-state resistance ($R_{ds(on)}$) and threshold voltage (V_{th}) cause imbalance during steady state and switching transients, respectively. The positive temperature coefficient of $R_{ds(on)}$ can help balance the currents. Its influence is not investigated here. The negative temperature coefficient of V_{th} tends to worsen the mismatch of currents. Dynamic current imbalance can cause localized overcurrent and overtemperature. The reliability and lifetime of MOSFETs are adversely affected [3], [4]. Current derating is required even with screened devices [5].

Previous publications balance the transient currents by two categories of “active” compensation. One is with feedback loop and current/voltage sensors. The currents in [5] are measured by Rogowski coils fabricated on a printed circuit board. The sensed

rising/falling edges and peak values of the currents are fed to a field-programmable gate array (FPGA) and a digital signal processor (DSP) to adjust the gate driving signals. A few cycles are required to balance the currents. The imbalance information in [6] is extracted from the measured voltages across the stray inductances. The feedback compensation varies the delay time of gate signals. Balanced currents are achieved after several cycles. The difference of currents is measured by a differential current transformer in [3]. The feedback scheme is able to continuously adjust the delay time based on the sensed current difference. The peak currents are balanced after more than ten cycles. The other category of active compensation is without the feedback loop. The two-level dynamic gate resistances indirectly control the delay time between gate drivers [7]. The peak currents can be balanced in one switching cycle. The asymmetry of threshold voltages needs to be known due to the loss of automatic compensation.

The objective of the letter is to automatically limit the mismatch of peak currents in one switching cycle and by one gate driver without using current/voltage sensors and feedback loop. Section II introduces the topology and principle of the passive balancing solution. One inductor and one resistor are employed per MOSFET to force the currents to track with negligible penalty in loss. The design guideline involving V_{th} , rise time, and unbalance percentage are provided for the selection of passive components. Section III demonstrates the effectiveness of the passive balancing technique by an experiment.

II. PASSIVE COMPENSATION TOPOLOGY AND OPERATING PRINCIPLE

The influence of power-source inductance (L_s) and drive-loop resistance connected to the source (R_k) on dynamic sharing with mismatched threshold voltage and balanced layout is shown in Fig. 1. The parasitics of package are not included in the analysis for simplicity. The theory upholds well when parasitics are considered as shown in the experimental verification (see Fig. 6), which has parasitics from device package and copper traces. The double-pulse tester (DPT) is used for the testing of switching transients. The lower side is composed of two SiC MOSFETs with mismatched V_{th} , where V_{th1} and V_{th2} are threshold voltages of M1 and M2, respectively. The upper side is a SiC Schottky barrier diode (SBD). The inductive

Manuscript received July 18, 2016; revised August 25, 2016; accepted October 30, 2016. Date of publication December 29, 2016; date of current version February 2, 2017. This work was supported by the Toyota Motor Engineering & Manufacturing North America.

Y. Mao, Z. Miao, and K. D. T. Ngo are with the Center for Power Electronics Systems, The Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA 24061 USA (e-mail: myincan@vt.edu; miaozch@vt.edu; kdtn@vt.edu).

C.-M. Wang is with the Toyota Motor Engineering & Manufacturing North America, Ann Arbor, MI 48105 USA (e-mail: chi-ming.wang@toyota.com).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2016.2646323




Fig. 1. Influence of power-source inductance (L_s) and drive-loop resistance connected to the source (R_k) on dynamic sharing, where lower side is paralleled SiC MOSFETs with mismatched V_{th} and upper side is SiC SBD.

load is modeled by a constant current source for simplicity. The scheme with two switches for every branch represents different structures (with symmetry maintained); the influences of L_s and R_k on dynamic sharing can be tested.

The variation in threshold voltage leads to the imbalance in channel current during switching transients. The channel current i_{ds} during saturation region is modeled by

$$i_{ds_j} = g_{fs} (v_{gs_j} - V_{th_j})^2, \quad v_{gs_j} < V_{th_j}, \quad j = 1, 2 \quad (1)$$

where V_{th1} and V_{th2} are the threshold voltages of M1 and M2, respectively. The large-signal transconductance g_{fs} is assumed to match for both devices [8].

The difference of drain-source currents can be obtained by taking the differentiation of (1)

$$\Delta i_{ds} = 2g_{fs} (v_{gs} - V_{th}) (\Delta v_{gs} - \Delta V_{th}), \quad v_{gs} < V_{th} \quad (2)$$

where

$$\Delta x = x_1 - x_2, \quad x = 0.5(x_1 + x_2). \quad (3)$$

If there is no R_k and/or L_s , i.e., one of the two switches is connected to position 1, Δv_{gs} approximately equals zero; the MOSFET with smaller V_{th} carries larger current according to (2), as illustrated in Fig. 2.

Equation (2) shows that the difference of drain-source currents is zero when

$$\Delta v_{gs} = \Delta V_{th}. \quad (4)$$

Voltage Δv_{gs} can be produced by the difference between gate voltages (v_{g1} and v_{g2}) or between source voltages (v_{s1} and v_{s2}). Currents i_{g1} and i_{g2} are normally matched with unequal drain-source currents. The passive components on gate traces are not effective in current balancing. Voltage Δv_{gs} approximately equals $-\Delta v_s$ as shown in Fig. 2 (where MOSFETs have 6.5Ω internal gate resistances). This can also be demonstrated




Fig. 2. Simulation results of Fig. 1 without R_k and $L_s = 15$ nH. MOSFETs (C2M0160120D) and SBD (CPW51200Z050B) were simulated with SPICE model from Cree. Threshold voltages were $V_{th1} = 2.48$ V and $V_{th2} = 3.08$ V. The gate-source voltage was measured across C_{gs} , excluding the voltage across the 6.5Ω internal gate resistance.

by simulation with gate inductance. The following analysis neglects the gate inductance and internal gate resistance to simplify the analysis. Voltage potentials v_{s1} and v_{s2} are different with inserted L_s and R_k when i_{ds1} and i_{ds2} do not match. The difference of gate-source voltages can be obtained by the loop containing C_{gs} , L_s and the loop containing C_{gs} , R_k

$$\Delta v_{gs} = -L_s \frac{d\Delta i_s}{dt} \quad (5)$$

$$\Delta v_{gs} = -R_{ks} \Delta i_k \quad (6)$$

where Δi_s is the current difference of power-source inductances; Δi_k is the current difference of drive-loop resistances connected to the source. Similar results can be obtained if resistance R_k is replaced by inductance L_k . The analysis is not elaborated here for conciseness.

The currents through C_{gs} and C_{ds} are approximated to be zero during i_{ds} rising interval to simplify the analysis [9]. Taking the difference of KCLs at node v_{s1} and v_{s2} in Fig. 1

$$\Delta i_s + \Delta i_k \approx \Delta i_{ds} = 2g_{fs} (v_{gs} - V_{th}) (\Delta v_{gs} - \Delta V_{th}). \quad (7)$$

Substitution of $d\Delta i_s/dt$ from (5) and $d\Delta i_k/dt$ from (6) into the derivative of (7) yields

$$\frac{d\Delta v_{gs}(t)}{dt} = \frac{2g_{fs} \frac{dv_{gs}(t)}{dt} L_s \Delta V_{th} - \left(2g_{fs} \frac{dv_{gs}(t)}{dt} L_s + 1\right) \Delta v_{gs}(t)}{2g_{fs} (v_{gs}(t) - V_{th}) L_s + \frac{L_s}{R_k}}. \quad (8)$$

The initial value of Δv_{gs} in (8) is zero as the gate driver charges the gate-source capacitances of M1 and M2 equally before the channels of MOSFETs are turned ON. The slow rate of Δv_{gs} is larger than zero when $\Delta V_{th} > 0$ and smaller than zero when $\Delta V_{th} < 0$ (as shown in Fig. 3). The MOSFET with larger V_{th} has higher gate current. The steady state of $\Delta v_{gs}(t)$ is achieved




Fig. 3. Simulation results of Fig. 1 with $L_s = 15$ nH, $R_k = 6$ Ω , $V_{th1} = 2.48$ V, and $V_{th2} = 3.08$ V.




Fig. 4. Influence of R_k and L_s on (a) peak current mismatch and (b) normalized total switching loss, based on simulation of Fig. 1 with $R_g + 0.5 R_k = 5$ Ω , $V_{in} = 600$ V, $I_{in} = 20$ A, $V_{th1} = 2.48$ V, and $V_{th2} = 3.08$ V.

when the numerator of (8) reaches zero and is expressed as

$$\Delta v_{gs,ss} = \frac{1}{1 + \frac{1}{2g_{fs}L_s} \frac{dv_{gs}}{dt}} \Delta V_{th} \quad (9)$$

where subscript “ss” denotes steady state. The voltage $\Delta v_{gs,ss}$ can be approximated by ΔV_{th} when $2g_{fs}L_s \frac{dv_{gs}}{dt} \gg 1$. Dynamic balancing with unknown asymmetric V_{th} is obtained by utilizing a single gate driver. One example is shown in Fig. 3, where parameter $g_{fs} = 0.44$ A/V², $dv_{gs}/dt \approx 1$ V/ns, $L_s = 15$ nH, $\Delta V_{th} = -0.6$ V, and $2g_{fs}L_s \frac{dv_{gs}}{dt} = 13.2$. The steady state of Δv_{gs} calculated by (9) is -558 mV.

The inductance L_s influences the steady state of $\Delta v_{gs}(t)$ according to (9), whereas the resistance R_k affects the slew rate of Δv_{gs} according to (8). This resistance needs to be sufficiently large to allow $\Delta v_{gs}(t)$ to reach a steady state before i_{ds} peaks. The simulation results with varying R_k and L_s are shown in Fig. 4, where E_{sw1} and E_{sw2} are the switching losses (including turn-on loss and turn-off loss) of M1 and M2, respectively. Losses of bare dice are set as the normalizing factor. The mismatch of peak currents is defined as

$$\text{current mismatch} = \frac{i_{pk1} - i_{pk2}}{I_{ss}} \times 100\% \quad (10)$$

where i_{pk1} and i_{pk2} are the peak currents of M1 and M2, respectively, and I_{ss} is the steady-state current of every MOSFET, namely half of I_{in} .

The current mismatch decreases with increasing L_s and R_k , whereas the simulated total switching loss does not change significantly as long as $(R_g + 0.5R_k)$ is kept constant according to Fig. 4.

The effectiveness of R_k and L_s on current balancing has been analyzed. The design guideline for the selection of inductance and resistance is derived as follows. According to (9), $|\Delta v_{gs}| \leq |\Delta V_{th}|$. The maximum $|i_{ds1(pk)} - i_{ds2(pk)}|$ is obtained from (5)–(7)

$$\max |i_{ds1(pk)} - i_{ds2(pk)}| = \frac{|\Delta V_{th}|}{R_k} + \frac{|\Delta V_{th}|}{L_s} t_r \quad (11)$$

where t_r is the time for current rising from 0 to the peak.

The above equation consists of two terms. The first term shows the effect of R_k and the second term indicates the influence of L_s . To bound $|i_{ds1(pk)} - i_{ds2(pk)}|$ to $\epsilon I_{in}/2$,

$$\frac{|\Delta V_{th}|}{R_k} + \frac{|\Delta V_{th}|}{L_s} t_r < \frac{\epsilon I_{in}}{2} \quad (12)$$

where ϵ is preferably a small number (e.g., 5%) specified by the designer.

Equation (12) provides one design relationship between R_k and L_s . Voltage stress [9], [10] or some other switching characteristics could be another one.

III. EXPERIMENTAL VERIFICATION

The measurement method of drain-source current needs to be determined before testing. The channel current of MOSFET cannot be measured directly. It can be approximated by source current i_s or drain current i_d , as shown in Fig. 1. The source current is usually measured because it is ground-referenced. Simple current sensor without isolation capability can be used. The sensing resistor [11], [12] and co-axial shunt [13], [14] are popular choices for accuracy. However, the current imbalance may not appear in the measured i_{s1} and i_{s2} waveforms. The difference of the drain-source currents is the sum of Δi_s and Δi_k . Most of the differential current flows though drive loop with minor R_k . Matched source currents occur when R_k equals 0 Ω and two L_s s are directly paralleled. Instead of source currents, drain currents were measured. The difference of channel currents can be accurately detected considering negligible displacement currents of C_{ds} and C_{gd} . The split core current probe (TCP0030A) with enough dynamic range and bandwidth was used in the experiment.

The hardware of DPT for experimental verification of the balancing effect of L_s and R_k is shown in Fig. 5. Two discrete SiC MOSFETs (C2M0160120D) with different threshold voltages ($V_{th1} = 2.34$ V, $V_{th2} = 2.78$ V from measurements) were paralleled in a symmetrical layout. The upper side was a SiC Schottky diode (C4D20120A) from Cree. The gate driver board (CRD-001) was connected through the connector on the power board. Small L_k (1.89 nH based on Q3D simulation) from the printed circuit board (PCB) layout ensured limited initial balancing effect.




Fig. 5. Photo of hardware for demonstration of dynamic balancing solution shown in Fig. 1. The power-source inductances are tuned by the air-cored inductors.




Fig. 6. Experimental results tested at $V_{in} = 300$ V, $I_{in} = 20$ A, $R_g + 0.5 R_k = 20 \Omega$, $V_{th1} = 2.34$ V, $V_{th2} = 2.78$ V for verification of current balancing solution in Fig. 1. Drain-source currents for turn-on and turn-off transients (a) without L_s and R_k design, and (b) with L_s and R_k design.

The impedance of drive-loop connected to the source was dominated by R_k . The PCB layout had relatively large power-loop inductance (around 120 nH from copper traces and ESLs of dc link capacitors) and drain inductance (around 26 nH) due to the accommodation of current probes. The ringing during turn-on transient was severe [9], [15]. Those parasitics were not purposely reduced in order to verify the performance of design guideline (12) under an awful layout. The same board was utilized for fair comparison of baseline and passive balancing solution. The only difference was the designed parts: L_s and R_k . Openings on the corresponding traces were prepared for insertion of extra inductors or resistors. For baseline design, 0Ω resistors were soldered to short the openings. For verification of the passive balancing effect, small air-cored inductors and SMD resistors with designed values were inserted. Two air-cored inductors with the same inductance increased the power-source inductance, as shown in Fig. 5. One was placed on the top of the board, the other was on the bottom and blocked by the board. Drive-

TABLE I
COMPARISON OF L_s AND R_k FOR DIFFERENT DESIGNS

	Baseline in Fig. 6(a)	Solution in Fig. 6(b)
L_s (nH)	11.5	47.2
R_k (Ω)	0	5.6

TABLE II
COMPARISON BETWEEN BASELINE AND PASSIVE BALANCING SOLUTIONS WITH 10 A STEADY-STATE CURRENT

	Peak current diff. (A)	Total switching loss (μ J)
Baseline in Fig. 6(a)	1.5	174.22
Solution in Fig. 6(b)	0.1	174.29

loop resistances connected to the source were varied by surface mount resistors, which were also on the bottom of the board.

The DPT tests two short pulses. The switching transients are captured at the first falling and rising edges at room temperature (with negligible change in device junction temperatures). The experimental results of the baseline design are shown in Fig. 6(a). The corresponding on-board L_s (obtained by Q3D simulation) and R_k are illustrated in Table I. The current imbalance is obvious due to the slight balancing effect. Then L_s and R_k are designed to achieve better sharing. The specific values are listed in Table I. According to Fig. 6(a), current rise time t_r is 35 ns. The difference of peak currents can be bounded within 5% of $0.5I_{in}$ (namely 0.5 A) based on the design guideline (12)

$$\begin{aligned}
 i_{ds1(pk)} - i_{ds2(pk)} &\leq \frac{V_{th2} - V_{th1}}{R_k} + \frac{V_{th2} - V_{th1}}{L_s} t_r \\
 &= \frac{0.44 \text{ V}}{5.6 \Omega} + \frac{0.44 \text{ V}}{47 \text{ nH}} 35 \text{ ns} \\
 &= 0.406 \text{ A} < 0.5 \text{ A}.
 \end{aligned} \tag{13}$$

Fig. 6(b) shows the experimental results with designed L_s and R_k . The desired current sharing is obtained within one switching cycle by utilizing a single gate driver. Better sharing is also achieved for the turn-off transient compared to the baseline shown in Fig. 6(a). Other combinations of R_k and L_s that satisfy (12) are also effective in current balancing.

Table II summarizes the comparison between baseline and passive balancing solution. The measured difference of peak currents is reduced from 1.5 to 0.1 A (below 5% of steady-state current) without increasing total switching loss. The design guideline (12) is successfully verified. The ringing is not worsened by the increased L_s under the testing condition ($V_{in} = 300$ V, $I_{in} = 20$ A, and $R_g + 0.5R_k = 20 \Omega$). The prototype in Fig. 5 has relatively large parasitics due to the accommodation of current probes. The current balancing solution in Fig. 1 does not require any sensor in practical applications. Parasitic inductance along the current commutation loop can be maintained small after the elimination of current probe and/or addition of decoupling capacitor. The switching speed can be increased

without introducing severe ringing, and less L_s is expected as shown in Fig. 4.

IV. CONCLUSION

A passive solution is investigated to balance the peak currents between paralleled MOSFETs caused by unequal threshold voltages. The current/voltage sensors, feedback loop design, and multiple gate drivers are avoided. The difference of peak currents can be limited to a predetermined percentage by one resistance and one inductance per switch without sacrificing the total switching loss. The aforementioned benefits were demonstrated by two paralleled SiC MOSFETs (C2M0160120D) tested at $V_{in} = 300$ V, $I_{in} = 20$ A, $R_g + 0.5R_k = 20$ Ω , $V_{th1} = 2.34$ V, and $V_{th2} = 2.78$ V. The difference of peak currents can be reduced from 1.5 to 0.1 A (15–1%) by $R_k = 5.6$ Ω and $L_s = 47.2$ nH in every switching transient. The values of R_k and L_s were determined by the design guideline in (12) involving threshold voltage mismatch, current rise time, and unbalance percentage. The junction temperatures of paralleled devices will vary under continuous testing. The ΔV_{th} may be different from the value under the same junction temperatures due to the negative temperature coefficient. The worst ΔV_{th} can be approximated by referring to the temperature coefficient of V_{th} provided in the datasheet. The R_k and L_s can be calculated by (12) with the updated ΔV_{th} . This letter did not cover the case of different junction temperatures. Further investigation could be done in the future work. This method can be extended to the case of more than two MOSFETs because it does not need to consider the asymmetry of V_{th} and uses one gate driver. The current rise time in the experimental demonstration was determined by the baseline tested at one operating condition V_{in} , I_{in} , and R_g . The design covers wide range of V_{in} , I_{in} , and R_g will be analyzed in the future. Methods to reduce R_k and L_s , e.g., magnetic coupling, will also be investigated.

REFERENCES

- [1] J. Richmond, M. Das, S. Leslie, A. Agarwal, B. Hull, and J. Palmour, "Roadmap for megawatt class power switch modules utilizing large area silicon carbide MOSFETs and JBS diodes," in *Proc. IEEE Energy Convers. Congr. Expo.*, San Jose, CA, USA, 2009, pp. 106–111.
- [2] W. Gangyao, J. Mookken, J. Rice, and M. Schupbach, "Dynamic and static behavior of packaged silicon carbide MOSFETs in paralleled applications," in *Proc. 2014 Twenty-Ninth Annu. IEEE Appl. Power Electron. Conf. Expo.*, Fort Worth, TX, USA, 2014, pp. 1478–1483.
- [3] Y. Xue, J. Lu, Z. Wang, L. M. Tolbert, B. J. Blalock, and F. Wang, "Active current balancing for parallel-connected silicon carbide MOSFETs," in *Proc. 2013 IEEE Energy Convers. Congr. Expo.*, Denver, CO, USA, 2013, pp. 1563–1569.
- [4] J. Hu, O. Alatise, J. A. O. González, R. Bonyadi, L. Ran, and P. A. Mawby, "The effect of electrothermal nonuniformities on parallel connected SiC power devices under unclamped and clamped inductive switching," in *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4526–4535, Jun. 2016.
- [5] D. Bortis, J. Biela, and J. W. Kolar, "Active gate control for current balancing of parallel-connected IGBT modules in solid-state modulators," in *IEEE Trans. Plasma Sci.*, vol. 36, no. 5, pp. 2632–2637, Oct. 2008.
- [6] R. Alvarez and S. Bernet, "A new delay time compensation principle for parallel connected IGBTs," in *Proc. 2011 IEEE Energy Convers. Congr. Expo.*, Phoenix, AZ, USA, 2011, pp. 3000–3007.
- [7] M. Sasaki, H. Nishio, and W. T. Ng, "Dynamic gate resistance control for current balancing in parallel connected IGBTs," in *Proc. 2013 Twenty-Eighth Annu. IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, 2013, pp. 244–249.
- [8] Helong Li *et al.*, "Influences of device and circuit mismatches on paralleling silicon carbide MOSFETs," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 621–634, Jan. 2016.
- [9] J. Wang, H. S. h. Chung and R. T. h. Li, "Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 573–590, Jan. 2013.
- [10] J. Wang and H. Shu-Hung Chung, "Impact of parasitic elements on the spurious triggering pulse in synchronous buck converter," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6672–6685, Dec. 2014.
- [11] M. Danilovic, Z. Chen, R. Wang, F. Luo, D. Boroyevich, and P. Mattavelli, "Evaluation of the switching characteristics of a gallium-nitride transistor," in *Proc. 2011 IEEE Energy Convers. Congr. Expo.*, Phoenix, AZ, USA, 2011, pp. 2681–2688.
- [12] J. C. Hernandez, L. P. Petersen, M. A. E. Andersen, and N. H. Petersen, "Ultrafast switching superjunction MOSFETs for single phase PFC applications," in *Proc. 2014 IEEE Appl. Power Electron. Conf. Expo.*, Fort Worth, TX, USA, 2014, pp. 143–149.
- [13] J. A. Ferreira, W. A. Cronje, and W. A. Relihan, "Integration of high frequency current shunts in power electronic circuits," in *IEEE Trans. Power Electron.*, vol. 10, no. 1, pp. 32–37, Jan 1995.
- [14] Z. Liu, X. Huang, F. C. Lee, and Q. Li, "Package parasitic inductance extraction and simulation model development for the high-voltage cascode GaN HEMT," in *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1977–1985, Apr. 2014.
- [15] Z. Chen, D. Boroyevich, and R. Burgos, "Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics," in *Proc. 2010 Int. Power Electron. Conf.*, Sapporo, Japan, 2010, pp. 164–169.