

# A Quasi-Resonant Current-Fed Converter With Minimum Switching Losses

Sina Salehi Dobakhshari, *Student Member, IEEE*, Jafar Milimonfared, Meghdad Taheri, and Hadi Moradisizkoohi

**Abstract**—A quasi-resonant dc–dc converter with high voltage gain and low current stresses on switches is proposed in this paper. This converter preserved inherent advantages of current-fed structures, for instance, zero magnetizing dc offset, low input ripple, and low transformer turn ratio. Moreover, by employing the active-clamp circuit, the voltage spikes across the main switch, due to the existence of leakage inductance of the isolating transformer, is absorbed, and switches work in zero voltage switching. Since quasi-resonant switching strategy is employed, turn-off current (TOC) and losses of switches are considerably reduced. Because of zero current switching (ZCS), reverse recovery problem of diodes is alleviated. Experimental results on a 150-W prototype are provided to validate the proposed concept.

**Index Terms**—Current-fed, half-bridge, high step-up converter, PWM controlled quasi-resonant converter, quasi-resonant converter (QRC), soft switching.

## I. INTRODUCTION

MAJORITY of renewable sources such as photovoltaic (PV) panels and fuel cells (FC) stacks have low-voltage and high-current characteristics, and require low current ripple [1]–[6]. In order to utilize these power sources, a dc–dc converter with voltage isolation, low input current ripple, and high step-up capabilities resulting in high efficiency is required. In addition, high switching frequency is essential for having a high-power density conversion. Even so, high switching frequency causes some problems such as high switching losses, high voltage and/or current spikes, and electromagnetic interference. To eliminate these problems, soft-switching operation is employed in dc–dc converters [2]–[14]. In order to provide the soft-switching condition, an auxiliary switch is added to a regular dc–dc converter [15]–[17]. The converters which are used for renewable energy resources can be classified into two major categories, which are current-fed and voltage-fed converters. Voltage-fed converters have many advantages like, low switch voltage and simple implementation, but they need high transformer turn ratio [18]. Consequently, the leakage inductance will be large, and it causes high voltage spikes on the switches. However, some important advantages of the current-fed converters are high voltage gain, low input current, galvanic isolation

between input and load, and neutral protection in short-circuit fault [19]. These converters are more suitable for high-power and low-voltage applications, for instance, FC's and PV's [2]–[4], [13], [18]–[21]. The most utilized topologies for current-fed converters are full-bridge, half-bridge, and push–pull converters [22]. Full-bridge converters are used in high-power applications. In [23], a full-bridge current-fed converter with active clamp is introduced. Although zero voltage switching (ZVS) is employed for main switches, active clamp has a high current, and its switching frequency is three times the main switching frequency [24], but by employing ZCS turn-off of primary switches and ZVS turn-on of secondary switches in a wide variation of output power in [3], switching low efficiently is reduced which allows the converter to operate in high frequencies. The proposed push–pull converter in [25] adopted the minimum number of components. However, it operates under hard-switching condition. So, the voltage spikes on switches increase converter losses dramatically. In [26], an active-clamped current-fed push–pull converter is introduced which adopted ZVS and lossless clamp circuit, which have improved its efficiency. Although a current-fed push-pull converter has been proposed in [4] which adopted ZVS and ZCS for switches, it suffers from high voltage stress on switches. On the other side, the component number of converter and its complexity have increased which increases the cost. *L*-type half-bridge current-fed converters have the lowest transformer turns ratio which causes low ohmic loss. Although they require additional snubber circuits, they cannot operate under ZVS condition for the wide range of input voltage and load variation [22]. In [27]–[29], *LLC* resonant converters are proposed which are well suited for high-voltage and high-frequency applications. Nevertheless, they have good performance just around the resonant frequency, so they cannot be used in wide-input-voltage-variable applications. To obtain high voltage gain, transformer magnetizing inductance must be small which rises magnetizing current as well as higher conduction and core losses.


In this paper, a half-bridge current-fed quasi-resonant is proposed (see Fig. 1). An active-clamp circuit is added to a conventional boost converter. Adopting active-clamp circuit introduces soft switching for the converter. A high-frequency transformer provides galvanic isolation and improves voltage gain. Moreover, a voltage doubler circuit at the output eliminates the reverse-recovery problem of the output diode and doubles the voltage gain. Furthermore, the converter operates in a quasi-resonant condition. In this situation, switches current stress and loss of switches will be reduced to its minimum value, while the converter still can be controlled by the pulse width modulation (PWM) method. Actually, the proposed converter adopts the

Manuscript received October 14, 2015; revised December 24, 2015; accepted January 27, 2016. Date of publication February 11, 2016; date of current version September 16, 2016. Recommended for publication by Associate Editor I. Barbi.

The authors are with the Amirkabir University of Technology, Tehran 15875-4413, Iran (e-mail: s.salehi\_d@aut.ac.ir; Monfared@aut.ac.ir; meghdadtaheri@yahoo.com; hadi.moradi66@aut.ac.ir).

Digital Object Identifier 10.1109/TPEL.2016.2528893





$$d_2 T_s = t_3 - t_2 \quad (4)$$

$$i_{lk}(t_3) = \frac{V_{o1}/n - V_{C1}'}{\sqrt{\frac{L_k}{C_1}}} \sin(\omega_r d_2 T_s) = 0 \quad (5)$$

$$d_2 T_s = \pi \sqrt{L_k C_1}. \quad (6)$$

$V_{o1}/n$  is voltage of capacitor  $C_{o1}$  which is reflected to the primary side of the transformer.

4) Interval 4 [ $t_3 t_4$ ]

When the current of transformer reaches to zero, this interval begins. Capacitor  $C_1$  and inductor  $L_k$  transfer their energy to the output and the operation of converter enters discontinuous conduction mode. Voltage across the transformer and capacitor  $C_1$  reaches to  $V_3$ , but the current of  $S_1$  remains  $I_{in}$  during the whole of this entire interval and the power supply charges the inductor  $L_B$ . Based on the diagrams shown in Fig. 2,

$$d_3 T_s = t_4 - t_3 = (1 - D) T_s - d_1 T_s - d_2 T_s \quad (7)$$

and by applying volt-second balance to the transformer's primary winding:

$$d_1 V_1 + d_3 V_3 = d_2 V_2 \quad (8)$$

$$V_3 = \frac{d_2 V_2 - d_1 V_1}{d_3}. \quad (9)$$

At the output, since secondary current is zero, diodes are turned OFF. So in this interval, output capacitors ( $C_{o1}$  and  $C_{o2}$ ) supply the load.

5) Interval 5 [ $t_4 t_5$ ]

At  $t_4$ ,  $S_1$  turns off, and difference of input and the current of transformer charges and discharges parasitic capacitors of  $S_1$  and  $S_2$ , respectively. After that the current flows through the body diode of switch  $S_2$  and charges  $C_2$ . As long as the body diode is conducting, voltage across  $S_2$  is zero, and gate pulse can be applied to achieve ZVS. In output,  $D_2$  is conducting and supplies output capacitor  $C_{o2}$ . When reverse current of  $S_2$  reaches zero, this interval will finish.

6) Interval 6 [ $t_5 t_6$ ]

When current of the body diode of  $S_2$  reaches zero, its direction changes, and it flows through switch  $S_2$ , which has been turned ON in the previous interval. Just like the previous interval, the current of transformer is rises. Capacitor  $C_1$  has been charged since  $t_4$ , because input constant current flows through the transformer.

This Interval finishes by removing gate pulse  $S_2$  gate pulse. The current of transformer rises linearly from 0 to  $i_1$  during the  $t_4$  to  $t_6$  interval. So,

$$i_1 = \frac{V_{C2} - V_{o2}/n}{L_k} (1 - D) T_s \quad (10)$$

$$(1 - D) T_s = t_6 - t_4 \quad (11)$$

where  $V_{C2}$  is the voltage of clamp capacitor voltage and  $V_{o2}/n$  is the voltage of  $C_{o2}$  voltage on the output which was reflected to the primary side of the transformer, and  $D$  is the duty cycle of switch  $S_1$ .

### III. THEORETICAL ANALYSIS

#### A. Comparing Switching Losses in Above and Below Resonance Operations

Turn-off and conduction loss of the switches can be calculated by following relations [33]:

$$P_{\text{turn-off}} = \frac{1}{2} V_{\text{turn-off}} i_{\text{turn-off}} \left( \frac{t_r}{T_S} \right) \quad (12)$$

$$P_{\text{conduction}} = R_{\text{on}} I_{\text{rms}}^2 \quad (13)$$

where  $V_{\text{turn-off}}$  and  $i_{\text{turn-off}}$  are voltage and current of switch at the turn-off moment, respectively, and  $t_r$  is the rise time of the switch. In (12),  $t_r$  is restricted to the switch's characteristic, but  $V_{\text{turn-off}}$  and  $i_{\text{turn-off}}$  depend on converter's operation characteristic of the converter.  $R_{\text{on}}$  is the conduction resistance of switch. So switching losses can be obtained from

$$P_{\text{switching}} = P_{\text{turn-off}} + P_{\text{conduction}}. \quad (14)$$

Resonance operations of converters in above-resonance and below-resonance conditions are discussed in [34], and their advantages and disadvantages are mentioned. Operation of  $S_1$  and  $S_2$  in different resonant mode is depicted in Fig. 4(a), respectively. As shown in Fig. 4(a),  $S_1$  has much more TOC in above-resonance than below-resonance. As a result, operating in above-resonance will cause high switching loss. Fig. 4(b) shows measured turn-off and RMS current of the switch  $S_1$  according to proportional resonance frequency at  $D = 0.62$  and  $P_o = 150$  W. The two different operation mode sectors are shown. It is clear that in below-resonance condition, TOC is much lower and variation of RMS current in both operation modes is very low.

To achieve minimum switching loss,  $S_1$  has to operate in below-resonance to satisfy the following in-equation:

$$f_{r1} > f_s / 2D_{\text{min}} \quad (15)$$

where  $D_{\text{min}}$  is the minimum duty cycle, and  $f_{r1}$  (resonance frequency for  $C_1$  and  $L_k$ ) is expressed as follows:

$$f_{r1} = 1/2\pi\sqrt{L_k C_1}. \quad (16)$$

According to (16), if  $D_{\text{min}}$  and  $f_s$  are assumed 0.35 and 100 kHz, respectively, for  $S_1$  operates in below-resonance condition over whole duty cycle range and has minimum switching losses, its resonant frequency ( $f_r$ ) has to be slightly above 90 kHz.

Fig. 4(a) shows different resonant operations for switch  $S_2$ . By operating in above-resonance,  $S_2$  will have positive TOC. TOC in below-resonance is negative. Consequently, ZVS condition for  $S_1$  will be eliminated and switching loss of  $S_1$  will increase, and reverse recovery loss of  $S_2$  body diode will increase switching loss too. As a result,  $S_2$  should not operate in below-resonance, and has to operate in above-resonance. Also, measured turn-off and RMS current of  $S_2$  is presented in Fig. 4(c). Although in frequencies between 250 and 300 kHz, TOC is low, by decreasing duty cycle, it would be possible for  $S_2$  to enter below-resonance region, leading to an increase in switching loss. Resonance frequency of  $C_2$  and  $L_k$  ( $f_{r2}$ ) should




Fig. 4. Analysis of switches current. (a) Different resonant operation of  $S_1$  and  $S_2$ . (b) Turn-off and RMS current of  $S_1$ . (c) Turn-off and RMS current of  $S_2$ .

be chosen far from boundary frequency to ensure the following equation:

$$f_{r2} < f_s / 2(1 - D_{\text{min}}). \quad (17)$$

$f_{r2}$  is expressed as

$$f_{r2} = 1/2\pi\sqrt{L_k C_2}. \quad (18)$$

Also, it will be shown that by operating in lower frequencies for  $f_{r2}$ , analysis and control of proposed converter will be simpler.

#### B. ZVS Condition

According to time interval 5, when switch  $S_1$  goes OFF, current of input inductance  $L_B$  flows through the body diode of  $S_2$ , and parasitic capacitor of  $S_2$  and  $S_1$  are discharged and charged, respectively. So, following condition should be satisfied to ensure ZVS for  $S_2$ :

$$-i_{S2}(t_4) = i_{lk}(t_4) - i_{in}(t_4) = i_1 - I_{in} = I_{in}. \quad (19)$$

The current of body diode of  $S_1$  is always  $I_{in}$ , so this means that ZVS for switch  $S_2$  is achieved for all load range (in next section it will be shown that  $i_1 = 2I_{in}$ ).




Fig. 5. ZVS condition of lower switch according to output power, input voltage, and duty cycle for some values of  $C_{OSS}$ .

At  $t_0$  when  $S_2$  turns off, difference of  $i_{in}$  and  $i_{lk}$  flows through the body diode of  $S_1$ . So,

$$\frac{1}{2}L_B I_{LB}^2 = \frac{1}{2}L_B (I_{in})^2 > \frac{1}{2}C_{oss,total} \left( \frac{V_{in}}{1-D} \right)^2 \quad (20)$$

$$C_{oss,total} = C_{oss,S1} + C_{oss,S2}. \quad (21)$$

$C_{oss}$  is the parasitic capacitor of switches. The marginal plate of ZVS condition according to the output power, input voltage, and duty cycle for some values of  $C_{oss}$  is plotted in Fig. 5. It demonstrates the consistence of ZVS condition of lower switches in the whole load range.

### C. Voltage Gain

Here the assumptions that capacitors  $C_2$ ,  $C_{o1}$ , and  $C_{o2}$  voltages and input current  $I_{in}$  have constant values is needed. As Fig. 1 shows, by applying KCL to node “a,” average current of  $C_1$ ,  $C_2$ , and  $L_k$  is zero

$$\langle i_{Lk} \rangle + \langle i_{C1} \rangle + \langle i_{C2} \rangle = 0 \quad (22)$$

where “ $\langle \blacksquare \rangle$ ” means the average value of “ $\blacksquare$ ” here. According to average model, average current of capacitors is zero, so

$$\langle i_{C1} \rangle = \langle i_{C2} \rangle = 0 \quad (23)$$

where  $i_{C1}$  and  $i_{C2}$  are the current of capacitors  $C_1$  and  $C_2$  currents, respectively, and

$$\langle i_{Lk} \rangle = 0. \quad (24)$$

During the time interval  $(1-D)T_s = t_6 - t_4$ , said the following relation can be written:

$$i_{C2} + I_{in} = i_{Lk}. \quad (25)$$

In which  $I_{in}$  is the average input current. Average current of switch  $S_2$  is zero because it is in series with capacitor  $C_2$  ( $i_{C2} = i_{S2}$ ). From Fig. 2, during the time  $(1-D)T_s$ , average current of  $i_{Lk}$  is equal to  $I_{in}$ , then

$$\frac{1}{2}i_1(1-D)T_s = I_{in}(1-D)T_s \quad (26)$$

$$i_1 = 2I_{in}. \quad (27)$$




Fig. 6. Output diodes current.




Fig. 7. Voltage gain at different duty cycle.

By applying Kirchhoff's voltage law (KVL):

$$\langle V_{in} \rangle = \langle V_{LB} \rangle + \langle V_T \rangle + \langle V_{Lk} \rangle + \langle V_{C1} \rangle. \quad (28)$$

In steady state, average voltage of the windings of transformer windings and inductors are zero, so

$$V_{in} = \langle V_{C1} \rangle. \quad (29)$$

From time  $t_4$  to  $t_6$ , as shown in Fig. 3,  $I_{in}$  flows through  $C_1$ , and then the current of  $C_1$  jumps to  $i_1$  and after that it decreases almost linearly to zero; in the meanwhile, the voltage of capacitor  $C_1$  during the time  $t_4$  to  $t_6$  increases linearly. Afterwards,  $C_1$  current resonates and reaches its peak at  $t_2$ , its minimum happens at  $t_3$ , and it remains constant to the end of the period.

During time  $t_4$  to  $t_6$ , voltage  $C_1$  increases linearly. The time interval between  $t_0$  to  $t_2$  is too short, so it can be assumed that in this interval, voltage of capacitor  $C_1$  is constant. So, from (29), it can be said that

$$\Delta V_{C1} = \frac{I_{in}}{C_1}(1-D)T_s \quad (30)$$

$$V'_{C1} = V_{C1}(t_0) = V_{in} + \frac{\Delta V_{C1}}{2} = V_{in} + \frac{I_{in}}{2C_1}(1-D)T_s. \quad (31)$$

By applying volt-second product equations to output capacitors and from Fig. 6, relations between  $V_{o1}$ ,  $V_{o2}$ , and  $V_o$  can be easily obtained as follows [35]:

$$V_{o1} = (1-D+d_1)V_o \quad (32)$$

$$V_{o2} = (D-d_1)V_o \quad (33)$$

and also  $V_{C2}$  can be represented as:

$$V_{C2} = \left( \frac{D}{1-D} \right) V_{in}. \quad (34)$$

TABLE I  
VOLTAGE AND CURRENT PERFORMANCE OF SEMICONDUCTORS IN BOTH CONVERTERS

		Maximum voltage	Maximum current	TOV	TOC
The Proposed Converter	$S_1$	$\frac{V_{in}}{1-D} + \frac{I_{in}}{2C_1} (1-D) T_s$	$I_{in} + \frac{(1-D+d_1)V_o - V_{in} - \frac{I_{in}}{2C_1}(1-D)T_s}{\sqrt{L_k/C_1}}$	$\frac{V_{in}}{1-D} - \frac{I_{in}}{2C_1} (1-D) T_s$	$I_{in}$
	$S_2$	$\frac{V_{in}}{1-D} + \frac{I_{in}}{2C_1} (1-D) T_s$	$I_{in}$	$\frac{V_{in}}{1-D} + \frac{I_{in}}{2C_1} (1-D) T_s$	$I_{in}$
<i>L-L</i> -type half-bridge converter [36]	$S_{M1-2}$	$\frac{V_{in}}{1-D}$	$\frac{3I_{in}}{2} + \frac{V_{in}}{2f_s(L_S + L'_S)}$	$\frac{V_{in}}{1-D}$	$\frac{I_{in}}{2} + \frac{V_{in}}{2f_s(L_S + L'_S)}$
	$S_{a1-2}$	$\frac{V_{in}}{1-D}$	$\frac{I_{in}}{2} + \frac{V_{in}}{2f_s(L_S + L'_S)}$	$\frac{V_{in}}{1-D}$	$\frac{I_{in}}{2} + \frac{V_{in}}{2f_s(L_S + L'_S)}$

From (1), (9), (31), (32), and (34),  $d_1$  can be obtained as follows:

$$d_1 = \frac{(1-D) \cdot \left( \frac{D}{1-D} V_{in} - (D-d_1) V_o/n \right)}{(D-d_1) V_o/n + V_{in} + \frac{I_{in}}{2C_1} (1-D) T_s}. \quad (35)$$

Since average current of capacitors are zero, average current of each output diodes is equal to the output current, so

$$I_o = \frac{1}{2} i_{D1(\text{peak})} \cdot d_2. \quad (36)$$

Also,

$$I_o = \frac{1}{2} i_{D2(\text{peak})} \cdot (1-D+d_1). \quad (37)$$

From Fig. 2 and (16)

$$i_{D2(\text{peak})} \cdot n = i_1 = 2I_{in}. \quad (38)$$

By using (9), (36), and (38), output current can be obtained as follows:

$$\begin{aligned} I_o &= \frac{\left[ \frac{D}{1-D} V_{in} - (D-d_1) V_o/n \right]}{2nL_k} \cdot (1-D)(1-D+d_1) T_s \\ &= \frac{V_o}{R_L}. \end{aligned} \quad (39)$$

Form (39), voltage gain can be expressed as:

$$M = \frac{D}{\left( \frac{2nL_k f_s}{R_L(1-D+d_1)} + (D-d_1) \cdot \frac{1-D}{n} \right)}. \quad (40)$$

In the ideal condition, leakage inductance would be neglected and voltage gain will be simplified as  $M = n/(1-D)$ . Voltage gain as a function of duty cycle for  $R_L = 963 \Omega$ ,  $f_s = 100 \text{ kHz}$ , and some  $L_k$  values are plotted in Fig. 7. As shown in Fig. 7, voltage gain for duty cycles range from 0.1 to 0.7 is strictly increasing. Moreover, the proposed converter can be controlled by the traditional PWM method. Also, the proposed converter can be easily controlled by the PWM method.

#### D. Input Current Ripple

During the time  $DT_s$ , switch  $S_1$  is turn on and voltage across  $L_B$  is  $V_{in}$ . So input current ripple can be derived as follows:

$$\Delta i_{in} = \frac{V_{in}}{L_B} DT_s. \quad (41)$$

TABLE II  
PROPOSED CONVERTER COMPONENT SELECTION

Component	Specification	Description
Switches	150 V, 75 A	<b>FAIRCHILD HUF75852G3</b> , $R_{on} = 16 \text{ m}\Omega$ , fall time = 107 ns
Diodes	400 V, 8 A	<b>FAIRCHILD MUR840</b> , $V_f = 0.4 \sim 0.7$ (according to diode current)
Capacitors	$C_1 = 1 \mu\text{F}$	$C_1 = \text{MKP385}$ , 160 VDC esr = 12 m $\Omega$
	$C_2 = 47 \mu\text{F}$	$C_2 = \text{MKP385}$ , 160 VDC, esr = 5 m $\Omega$
	$C_{O1} = C_{O2} = 470 \mu\text{F}$	$C_{O1}$ and $C_{O2} = \text{MAL205253471E3}$ , 250 VDC, esr = 0.15 $\Omega$
Input inductor	$L_B = 250 \mu\text{H}$	<b>ETD34 ferrite gapped core</b> , $R_{wiring} = 27.5 \text{ m}\Omega$ , $B_{max} = 0.3 \text{ T}$
Transformer	$L_k = 2 \mu\text{H}$ , $n = 7$	<b>ETD24 ferrite core</b> , $R_{primary} = 6.7 \text{ m}\Omega$ , $R_{secondary} = 0.134 \Omega$ , $B_{max} = 0.3 \text{ T}$

#### E. Voltage and Current Stresses of Semiconductors

As mentioned before, voltage of  $C_1$ , during interval  $t_3$  to  $t_4$ , is constant. Voltage of switch  $S_1$  builds up linearly to its peak, and then the switch turns on, and  $S_2$  turns off. After that, voltage of  $S_2$  decreases sinusoidal until  $t_3$ . By applying KVL to  $S_1$ ,  $S_2$ ,  $C_1$ , and  $C_2$  at  $t_3$ , maximum voltage of both switches can be expressed as follows:

$$\begin{aligned} V_{S1,\text{max}} &= V_{S2,\text{max}} = V_{C2}(t_3) + V'_{C1} \\ &= \frac{V_{in}}{1-D} + \frac{I_{in}}{2C_1} (1-D) T_s. \end{aligned} \quad (42)$$

As switches operate in ZVS condition, turn-on losses can be neglected, but turn-off losses have to be considered. So, it is important to obtain TOV and TOC. As depicted in Fig. 2, TOV of  $S_1$  and  $S_2$  occurs at  $t_4$  and  $t_0$ , respectively,

$$\begin{aligned} V_{S1,\text{turn-off}} &= V_{C2}(t_3) + V_{C1}(t_4) \\ &= \frac{D}{1-D} V_{in} + V_{in} - \frac{I_{in}}{2C_1} (1-D) T_s \\ &= \frac{V_{in}}{1-D} - \frac{I_{in}}{2C_1} (1-D) T_s \end{aligned} \quad (43)$$




Fig. 8. Experimental waveforms of the proposed converter. (a)  $i_{Lk}$  and  $V_{C1}$ . (b)  $i_{S1}$  and  $V_{S1}$ . (c)  $i_{S2}$  and  $V_{S2}$ . (d)  $i_{D1}$  and  $V_{D1}$ . (e)  $i_{D2}$  and  $V_{D2}$ . (f) ZVS condition for switch  $S_1$  at 20% load. (g) ZVS condition for switch  $S_2$  at 20% load.

$$\begin{aligned}
 V_{S2, \text{turn-off}} &= V_{C2}(t_3) + V_{C1}(t_0) \\
 &= \frac{D}{1-D} V_{in} + V_{in} + \frac{I_{in}}{2C_1} (1-D) T_s \\
 &= \frac{V_{in}}{1-D} + \frac{I_{in}}{2C_1} (1-D) T_s. \quad (44)
 \end{aligned}$$

Maximum current of  $S_1$  happens during  $t_2$  to  $t_3$ :

$$\begin{aligned}
 i_{S1, \text{max}} &= I_{in} + \frac{V_{o1}/n - V'_{C1}}{\sqrt{L_k/C_1}} \\
 &= I_{in} + \frac{(1-D + d_1)V_o/n - V_{in} - \frac{I_{in}}{2C_1}(1-D)T_s}{\sqrt{L_k/C_1}}. \quad (45)
 \end{aligned}$$

TOC of both switches and maximum current of  $S_2$  is equal to  $I_{in}$ :

$$i_{S1, \text{turn-off}} = i_{S2, \text{turn-off}} = i_{S2, \text{max}} = I_{in}. \quad (46)$$

Maximum voltage of diodes is equal to output voltage

$$V_{D1,2-\text{max}} = V_o. \quad (47)$$

Due to ZCS in output diodes, their TOC is zero. TOV and maximum voltage and currents of the proposed converter switches are compared with an  $L$ - $L$ -type half-bridge converter [36] in Table I. It can be observed from Table I, that although TOC in [36] compared with the proposed converter is approximately half of the one in the proposed converter, number of the switches are twice the proposed one. Furthermore, TOV of  $S_1$  and  $S_2$  are lower and higher

TABLE III  
MEASURED CURRENTS AND VOLTAGES OF BOTH CONVERTERS IN DIFFERENT OUTPUT POWER

	The proposed converter			L-L type half-bridge converter [36]			
	$P_0=25\text{w}, V_{in}=24\text{V}$ $D=0.52$	$P_0=150\text{w}, V_{in}=24\text{V}$ $D=0.62$	$P_0=250\text{w}, V_{in}=28\text{V}$ $D=0.56$	$P_0=25\text{w}, V_{in}=24\text{V}$ $D=0.72$	$P_0=150\text{w}, V_{in}=24\text{V}$ $D=0.78$	$P_0=250\text{w}, V_{in}=28\text{V}$ $D=0.75$	
$S_{1\text{-TOC}}$ (A)	2.36	6.5	9.8	$S_{M1\&2\text{-TOC}}$ (A)	0.84	3.7	5.2
$S_{2\text{-TOC}}$ (A)	1.18	6.4	9.4	$S_{M1\&2\text{-TOC}}$ (A)	0.78	3.5	4.83
$i_{S1,\text{ms}}$ (A)	0.39	9.3	13.9	$i_{SM1\text{-}2,\text{ms}}$ (A)	0.56	3.5	5.9
$i_{S2,\text{ms}}$ (A)	0.39	2.5	3.7	$i_{Sa1\text{-}2,\text{ms}}$ (A)	0.24	1	1.5
$S_{1\text{-TOV}}$ (V)	50	48.6	46	$S_{M1\&2\text{-TOV}}$ (V)	92	120	110
$S_{2\text{-TOV}}$ (V)	50	74.5	82	$S_{M1\&2\text{-TOV}}$ (V)	92	120	110
$i_{D1\text{-}2,\text{Ave}}$ (A)	0.03	0.39	0.66	$i_{D1\text{-}4,\text{Ave}}$ (A)	$\approx 0$	0.2	0.33
$i_{C1,\text{ms}}$ (A)	0.3	2.5	3.7	$i_{C1,\text{ms}}$ (A)	0.07	1.14	2.12
$i_{C2,\text{ms}}$ (A)	0.39	6.4	10.2	$i_{Co,\text{ms}}$ (A)	0.07	0.45	0.75
$i_{co1\text{-}2,\text{ms}}$ (A)	0.05	0.6	1.1	$i_{L1\text{-}2,\text{peak}}$ (A)	0.26	3.77	5.3
$i_{LB,\text{peak}}$ (A)	0.55	6.9	9.8	$i_{L1\text{-}2,\text{ms}}$ (A)	0.15	3.5	5
$i_{LB,\text{ms}}$ (A)	0.3	6.6	9.5	$i_{T,\text{peak}}$ (A)	0.59	7.9	9.4
$i_{T,\text{peak}}$ (A)	1	13.2	18.3	$i_{T,\text{ms}}$ (A)	0.48	2.6	4
$i_{T,\text{ms}}$ (A)	0.4	6.8	10.8				

than corresponding switches in [36], respectively, and their average is equal. Totally, the number of switches in the proposed converter is halved, but switches rating is higher.

#### IV. EXPERIMENTAL RESULTS

In this section, experimental results of a 150-W prototype is presented and compared with an  $L$ - $L$ -type half-bridge converter in [36]. Output and input voltages are chosen as 380 and 24 V, respectively, and switching frequency is 100 kHz. Input inductance  $L_B$  is obtained 250  $\mu\text{H}$  from (41) by considering 10% input current ripple. Transformer turns ratio is  $n = 7$  and resulting in a 2- $\mu\text{H}$  leakage inductance. As discussed in Section III-A, resonant frequency should be more than 80 kHz, and also from (43),  $C_1$  should be large enough to keep  $S_1$  TOV always be positive. These two constrains from (15) and (43) yield

$$\frac{I_{in}}{2V_{in}} (1 - D)^2 T_S \leq C_1 \leq \frac{1}{4\pi^2 f_{r1}^2 L_k} \quad (48)$$

$$0.33 \mu\text{F} \leq C_1 \leq 1.98 \mu\text{F}. \quad (49)$$

So,  $C_1$  is selected as 1  $\mu\text{F}$  160 V, and clamp capacitor  $C_2$  is chosen as 47  $\mu\text{F}$ , 160 V. The output capacitors are opted to be 470  $\mu\text{F}$  250 V. The components specifications and part number are listed in Table II.

Experimental waveforms of the proposed QRC are shown in Fig. 8. Fig. 8(a) shows current and voltage of leakage inductor and capacitor  $C_1$ , respectively. It can be seen that  $L_k$  current in some intervals is zero, so as mentioned before, the proposed converter operates in below-resonance mode. The voltage of capacitor  $C_1$  is not constant which causes variation on voltage of switches. Fig. 8(b) and (c) shows the current and voltage




Fig. 9. (a) Detailed power loss of  $L$ - $L$  type half bridge converter [36]. (b) Detailed power loss of the proposed converter. (c) Total power loss of the both converters.

of switches  $S_1$  and  $S_2$  of the proposed QRC, respectively, and their ZVS operations. Also, it can be seen that the voltage across the switches is not constant that is caused by  $C_1$  voltage variation. This will have effect on switching loss which will be discussed later. The maximum voltage of switches is about 78 V. Moreover, TOV of switches  $S_1$  and  $S_2$  is about 48 and 75 V, respectively. Moreover, maximum current of switches  $S_1$  and  $S_2$  is 16 and 6.5 A and TOC of both of them is 6.5 A. Fig. 8(d) and (e) shows current and voltage of output diodes  $D_1$  and  $D_2$ , respectively, and their ZCS operations. Maximum voltage of diodes is 380 V, which agrees with theoretical analysis. Furthermore, maximum current of  $D_1$  and  $D_2$  is 2 and 2.3 A, respectively. ZVS performances of QRC switches  $S_1$  and  $S_2$  at 20% load is shown in Fig. 8(f) and (g), respectively.

#### V. EFFICIENCY CALCULATION AND COMPARISON

The proposed converter's efficiency has been compared with an  $L$ - $L$ -type half-bridge converter in [36] at different output powers. Both converters have been simulated in the same




Fig. 10. Efficiency comparison of the proposed converter and  $L$ - $L$ -type half bridge converter [36].

conditions. Currents and voltages corresponding to the components associated with losses are listed in Table III. The data are compared at three different output powers. As the converter in [36] works in high duty cycles, to obtain for higher output power, input voltage is increased. The same condition is provided for the proposed converter; though, it works in lower duty cycles. Dissipation losses of both converters are calculated based on the provided data in Table II, and depicted in Fig. 9. Fig. 9(a) and (b) shows detailed power losses of each converter, and total power loss of the converters at different output powers is depicted in (c). As mentioned in Section III-E in the proposed converter number of switches are halved, but TOC has almost been doubled that can be seen in Table III. However, as an  $L$ - $L$ -type half-bridge converter [36] operates in higher duty cycle, its TOV is considerably more than the proposed converter, which dramatically escalates switching loss. The concept is clearly shown in Fig. 9(b) and (c). The switching loss in the proposed converter is significantly reduced because of the quasi-resonant operation. On the other hand, at higher output powers, the switches conduction loss dramatically rises, which causes efficiency reduction. As shown in Fig. 9(a) and (b), switches conduction loss in the proposed converter increases slightly more than an  $L$ - $L$ -type converter [36], but switching loss is considerably lower. Generally, total switches dissipation power in the proposed converter is significantly reduced.

The other components loss goes up almost the same in both converters. Generally, the total power loss in the proposed converter is reduced thanks to the quasi-resonant operation, and the efficiency is improved. Efficiency curve is plotted in Fig. 10.

## VI. CONCLUSION

In this paper, analysis and experimental results of a new quasi-resonant converter have been presented. Both switches of the proposed converter work under ZVS condition. Also, the main switch operates in below-resonant mode, while the active-clamp switch operates in above-resonant mode in order to retain ZVS condition for the main switch, making switching losses are minimum. The leakage inductance of transformer has been employed to make the resonant circuit with clamp capacitor. Low input current ripple which is appropriate for FC applications has been made by using a boost circuit at the input of the converter. At the output, to obtain high voltage gain, a voltage doubler circuit has been used. ZCS condition achieved for output diodes working

under ZCS alleviates their reverse recovery problem and reduces their switching losses. Finally, the proposed converter power loss has been compared with an  $L$ - $L$ -type half-bridge converter [36], and it was concluded that by employing quasi-resonant performance, total power loss has been reduced effectively.

## ACKNOWLEDGMENTS

The authors would like to thank Mr. A. Banaieymoqadam and Mr. M. Abbasszadeh for their invaluable editorial comments on this paper.

## REFERENCES

- [1] J.-W. Yang and H.-L. Do, "Bridgeless SEPIC converter with a ripple-free input current," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3388–3394, Jul. 2013.
- [2] P. R. Prasanna and A. K. Rathore, "Analysis, design, and experimental results of a novel soft-switching snubberless current-fed halfbridge front-end converter-based PV inverter," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3219–3230, Jul. 2013.
- [3] P. Xuewei and A. K. Rathore, "Novel interleaved bidirectional snubberless soft-switching current-fed full-bridge voltage doubler for fuel-cell vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5535–5546, Dec. 2013.
- [4] P. Xuewei and A. K. Rathore, "Current-fed soft-switching push-pull front-end converter-based bidirectional inverter for residential photovoltaic power system," *IEEE Trans. Power Electron.*, vol. 29, no. 11, pp. 6041–6051, Nov. 2014.
- [5] Y.-H. Kim, S.-C. Shin, J.-H. Lee, Y.-C. Jung, and C.-Y. Won, "Soft-switching current-fed push-pull converter for 250-W AC module applications," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 863–872, Feb. 2014.
- [6] P. Xuewei and A. K. Rathore, "Naturally clamped zero-current commutated soft-switching current-fed push-pull DC/DC converter: Analysis, design, and experimental results," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1318–1327, Mar. 2015.
- [7] Y. Wang, W. Liu, H. Ma, and L. Chen, "Resonance analysis and soft-switching design of isolated boost converter with coupled inductors for vehicle inverter application," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1383–1392, Mar. 2015.
- [8] T. Zhan, Y. Zhang, J. Nie, Y. Zhang, and Z. Zhao, "A novel soft-switching boost converter with magnetically coupled resonant snubber," *IEEE Trans. Power Electron.*, vol. 29, no. 11, pp. 5680–5687, Nov. 2014.
- [9] Y. Shi and X. Yang, "Wide-range soft-switching PWM three-level combined DC-DC converter without added primary clamping devices," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5157–5171, Oct. 2014.
- [10] X. Zhang, L. Jiang, J. Deng, S. Li, and Z. Chen, "Analysis and design of a new soft-switching boost converter with a coupled inductor," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4270–4277, Aug. 2014.
- [11] T. Isobe, K. Kato, N. Kojima, and R. Shimada, "Soft-switching single-phase grid-connecting converter using DCM operation and a turn-off snubber capacitor," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2922–2930, Jun. 2014.
- [12] P. Ranstad, H.-P. Nee, J. Linner, and D. Pefitsis, "An experimental evaluation of SiC switched in soft-switching converters," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2527–2538, May 2014.
- [13] M. Cacciato, A. Consoli, R. Attanasio, and F. Gennaro, "Soft switching converter with HF transformer for grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 5, pp. 1678–1686, May 2010.
- [14] I. Bratcu, I. Munteanu, S. Bacha, D. Picault, and B. Raison, "Cascaded dc-dc converter photovoltaic systems: Power optimization issues," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 403–411, Feb. 2011.
- [15] Y. K. Lo and J. Y. Lin, "Active clamping ZVS flyback converter employing two transformers," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2416–2423, Nov. 2007.
- [16] K. I. Hwu and Y. T. Yau, "High step-up converter based on coupling inductor and bootstrap capacitors with active clamping," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2655–2660, Jun. 2014.
- [17] Y. Jiao, S. Lu, and F. C. Lee, "Switching performance optimization of a high power high frequency three-level active neutral point clamped phase leg," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3255–3266, Jul. 2014.

- [18] H. Kim, C. Yoon, and S. Choi, "A three-phase zero-voltage and zero-current switching DC-DC converter for fuel cell applications," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 391–398, Feb. 2010.
- [19] E. Adib and H. Farzanehfard, "Zero-voltage transition current-fed full-bridge PWM converter," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 1041–1049, Apr. 2009.
- [20] X. Kong, L. T. Choi, and A. M. Khambadkone, "Analysis and control of isolated current-fed full bridge converter in fuel cell system," in *Proc. IEEE 30th Annu. Conf. Ind. Electron. Soc.*, 2004, pp. 2825–2830.
- [21] A. K. Rathore, A. K. S. Bhat, and R. Oruganti, "A comparison of soft-switched DC-DC converters for fuel cell to utility interface application," in *Proc. Power Convers. Conf.*, Nagoya, Japan, 2007, pp. 588–594.
- [22] S. Han, H. Yoon, G. Moon, M. Youn, Y. Kim, and K. Lee, "A new active clamping zero-voltage switching PWM current-fed half bridge converter," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1271–1279, Nov. 2005.
- [23] H. Cha, J. Choi, and P. N. Enjeti, "A three-phase current-fed DC/DC converter with active clamp for low-DC renewable energy sources," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2784–2793, Nov. 2008.
- [24] M. Taheri, J. Milimonfared, and B. Abbasi, "High step-up current-fed ZVS dual half-bridge DC-DC converter for high-voltage applications," *IET Power Electron.*, vol. 8, no. 2, pp. 309–318, Feb. 2015.
- [25] R. L. Andersen and I. Barbi, "A three-phase current-fed push-pull dc-dc converter," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 358–368, Feb. 2009.
- [26] S. Lee and S. Choi, "A three-phase current-fed push-pull DC-DC converter with active clamp for fuel cell applications," in *Proc. Appl. Power Electron. Conf. Expo.*, 2010, pp. 1934–1941.
- [27] H. Haibing, F. Xiang, F. Chen, Z. John Shen, and I. Batarseh, "A modified high efficiency LLC converter with two transformers for wide input-voltage range applications," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1946–1960, Apr. 2013.
- [28] R. Beiranvand, M. R. Zolghadri, B. Rashidian, and S. Mohammad, "Optimizing the LLC-LC resonant converter topology for wide-output-voltage and wide-output-load applications," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3192–3204, Nov. 2011.
- [29] X. Fang, H. Hu, J. Shen, and I. Batarseh, "Operation mode analysis and peak gain approximation of the LLC resonant converter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1985–1995, Apr. 2012.
- [30] H. Daneshpajoo, A. Bakhshai, and P. Jain, "Modified dual active bridge bidirectional DC-DC converter with optimal efficiency," in *Proc. IEEE 27th Annu. Appl. Power Electron. Conf. Expo.*, 2012, pp. 1348–1354.
- [31] H. Sangtaek and D. Divan, "Bi-directional DC/DC converters for plug-in hybrid electric vehicle (PHEV) applications," in *Proc. IEEE 23rd Annu. Appl. Power Electron. Conf. Expo.*, 2008, pp. 784–789.
- [32] B. York, Y. Wensong, and L. Jih-Sheng, "An integrated boost resonant converter for photovoltaic applications," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1199–1207, Mar. 2013.
- [33] R. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*. Norwell, MA, USA: Kluwer, 2004.
- [34] Y. Park, B. Jung, and S. A. Choi, "Non-isolated ZVZCS resonant PWM DC-DC converter for high step-up and high power applications," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3568–3575, Aug. 2012.
- [35] C. E. Kim, D. G. Moon, and S. K. Han, "Voltage doubler rectified boost-integrated half bridge (VDRBHB) converter for digital car audio amplifiers," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2321–2330, Nov. 2007.
- [36] A. Rathore, A. Bhat, and R. Oruganti, "Analysis, design and experimental results of wide range ZVS active-clamped L-L Type current-fed DC/DC converter for fuel cells to utility interface," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 473–485, Jan. 2012.



**Sina Salehi Dobakhshari** (S'07-M'09) was born in Rasht, Iran, in 1988. He received the B.S. degree in electrical engineering from Guilan University, Guilan, Iran, in 2011, and the M.S. degree from the Amirkabir University of Technology (Tehran Polytechnic University), Tehran, Iran, in 2014, where he is currently working toward the Ph.D. degree.

His research interests include switching power supplies, power electronics, and renewable energies.



**Jafar Milimonfared** received the B.Sc. degree in electrical engineering from the Amirkabir University of Technology, Tehran, Iran, and the M.Sc. and Ph.D. degrees from Paris VI University, Paris, France, in 1981 and 1984, respectively.

He joined the Amirkabir University of Technology as an Assistant Professor in 1984, where he is currently a Professor of the Electrical Engineering Department. From 1990 to 1993 and from 1997 to 2005, he was the Deputy of Iran's Ministry of Science, Research and Technology. He is currently

the Head of Iran Mechatronics Society and the Head of Iran's Society of Ethics in Science and Technology. His research interests include electrical machines design and analysis, power electronics, and variable speed drives.



**Meghdad Taheri** was born in Choram, Iran, in 1984. He received the B.S. degree in electrical engineering from Shiraz University, Shiraz, Iran, in 2006, and the M.S. degree from the Amirkabir University of Technology (Tehran Polytechnic University), Tehran, Iran, in 2010, where he is currently working toward the Ph.D. degree. His research interests include switching power supplies, power electronics, and electrical machines and drives.



**Hadi Moradisizkoohi** was born in Karaj, Iran, in 1987. He received the B.S. degree in electrical engineering from the University of Guilan, Rasht, Iran, in 2010. He is currently working toward the M.S. degree at the Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran.

His research interests include switching power supplies, dc-dc power converters, and renewable energy power-conversion systems.