

Real-Time Implementation of a Seven-Level Packed U-Cell Inverter with a Low-Switching-Frequency Voltage Regulator

Hani Vahedi, *Student Member, IEEE*, and Kamal Al-Haddad, *Fellow, IEEE*

Abstract—In this paper, a new cascaded nonlinear controller has been designed and implemented on the packed U-cell (PUC) seven-level inverter. The proposed controller has been designed based on a simplified model of PUC inverter and consists of a voltage controller as an outer loop and a current controller as an inner loop. The outer loop regulates the PUC inverter capacitor voltage as the second dc bus. The inner loop is in charge of controlling the flowing current, which is also used to charge and discharge that capacitor. The main goal of the whole system is to keep the dc capacitor voltage at a certain level results in generating a smooth and quasi-sine-wave seven-level voltage waveform at the output of the inverter with low switching frequency. The proposed controller performance is verified through experimental tests. Practical results prove the good dynamic performance of the controller in fixing the PUC capacitor voltage for various and variable load conditions and yet generating low-harmonic seven-level voltage waveform to deliver power to the loads. Operation as an uninterruptible power supply (UPS) or ac loads interface for photovoltaic energy conversion applications is targeted.

Index Terms—Multilevel Inverter, nonlinear controller, packed U-cell (PUC), renewable energy conversion, voltage balancing.

I. INTRODUCTION

NOWADAYS, power electronics converters are becoming exclusive in supplying high-quality electric energy to various electric loads, and lately, they are used to deliver renewable energies to the consumers [1]–[3]. Yet power quality and harmonic issues pushed the power industries to design multifunctional, more energy efficient, and high density power electronics converters with less electromagnetic interferences [4]–[6]. Consequently, multilevel inverters have become inevitable topologies that could properly and efficiently answer the aforementioned issues. Conventional topologies known as two-level inverters are being slowly replaced by such high efficiency devices that produce lower harmonic voltage/current due to multilevel quasi-sinusoidal waveform [7], [8].

Many topologies have been introduced for multilevel inverters that utilized combination of active switches and multiple

isolated or dependent dc sources to generate different voltage levels at the output [9]–[17].

The main challenging part of multilevel inverters is using less components count, especially dc sources and power electronics devices to decrease manufacturing cost as well as reducing the package size [18]–[26]. Moreover, for the fast growing market of photovoltaic energy conversion applications, using less number of isolated dc sources means not requiring too many maximum power point tracking (MPPT) controllers to control output power and voltage of each separated solar arrays that results in simpler structure of the energy generation system [23], [27]–[29]. Among various reported topologies, packed U-cell (PUC) inverter has the less number of switches and dc sources by number of output voltage levels, while generating seven voltage levels [30]–[33]. However, PUC topology requires a complex controller to balance the dependent energy storage device voltage leads to reduce the number of isolated dc sources. As well, hysteresis current control has been applied on the PUC inverter to control the capacitor voltage at the desired level that has its own related issues, such as high and variable switching frequency, which is undesirable for industries [34], [35].

In this paper, a simple model of the PUC inverter is used, which aims at defining a set of pulses for associated switches used in that topology. Based on the formulated model, a cascaded nonlinear controller has been designed to fix the capacitor voltage (as a dependent dc source) at one-third of the reference voltage amplitude and, consequently, to generate seven-level voltage waveforms at the output with low-harmonic contents and low switching frequency. This paper also deals with real-time implementation and experimental validation of the proposed controller in various conditions, including change in load and also in dc source amplitude in stand-alone mode of operation. Generating seven-level voltage waveforms using only six active switches, one isolated dc source and one capacitor combined with the proposed low switching frequency voltage controller makes this topology appealing for industries as a good candidate to replace conventional single-phase full-bridge inverter in various applications such as renewable energy conversion system, uninterruptible power supply (UPS), switched-mode power supplies, etc.

Section II includes system configuration and modeling and designing of the proposed controller in detail. Experimental tests of the designed controller implemented on the seven-level PUC inverter are performed using dSpace real-time controller. Tests results are illustrated and discussed in Section III to verify the good dynamic performance of the proposed controller in

Manuscript received March 9, 2015; revised August 24, 2015; accepted September 28, 2015. Date of publication October 13, 2015; date of current version March 2, 2016. This work was supported by the Canadian Research Chair in the Electric Energy Conversion and Power Electronics (CRC-EECP). Recommended for publication by Associate Editor Kyo-Beum Lee.

The authors are with the Ecole de Technologie Supérieure, University of Quebec, Montreal, QC H3C 1K3 Canada (e-mail: hani.vahedi@etsmtl.ca; kamal.al-haddad@etsmtl.ca).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2490221




Fig. 1. Single-phase PUC inverter.

TABLE I
SWITCHING STATES AND VOLTAGE LEVELS OF THE PUC INVERTER

Switching States	S_1	S_2	S_3	V_{ad}
1	1	0	0	V_1
2	1	0	1	$V_1 - V_2$
3	1	1	0	V_2
4	1	1	1	0
5	0	0	0	0
6	0	0	1	$-V_2$
7	0	1	0	$V_2 - V_1$
8	0	1	1	$-V_1$

tracking the reference signal to response quickly and precisely according to changes happening in the system such as adding a nonlinear load or dc-source voltage variation.

II. PUC INVERTER, MODELING, AND CONTROLLER DESIGN

PUC inverter topology has been first introduced by Al-Haddad *et al.* [30]. It consists of six active switches, one isolated dc supply, and one dc capacitor as the second dc source (or dependent dc source), which is shown in Fig. 1.

The interesting advantage of PUC is the reduced number of components comparable to other topologies such as cascaded H-bridge (CHB) [36], neutral point clamped (NPC) [37], and flying capacitors (FCs) [38]. The fewer number of switches PUC has, the lower power losses is generated, the less gate drives it needs and the lower manufacturing cost is imposed. The output voltage levels of the single-phase inverter topology shown in Fig. 1 are listed in Table I. It should be mentioned that switches S_4 , S_5 , and S_6 are working in complementary of S_1 , S_2 , and S_3 . So each pair of (S_1, S_4) , (S_2, S_5) , and (S_3, S_6) cannot conduct simultaneously.

To have all the seven levels at the output voltage waveform, the capacitor voltage (V_2) should be one-third of the dc-bus voltage V_1 ($V_1 = 3V_2$), so the output voltage levels would be $0, \pm V_2, \pm 2V_2, \pm 3V_2$. As it is clear, the PUC inverter cannot

produce a voltage level more than the dc-bus voltage amplitude, which is its prominent limitation. The maximum load voltage is equal to the dc-bus voltage. In other words, it could be explained that the PUC advantage is to divide the dc-bus voltage in multilevels to decrease the load voltage harmonics. This procedure reduces the required filters size at the output of the inverter.

The detailed dynamic model of the PUC inverter has been derived as follows [31], [35], [39].

The switching functions of the PUC inverter shown in Fig. 1 are defined as

$$S_i = \begin{cases} 0, & \text{if } S_i \text{ is Off} \\ 1, & \text{if } S_i \text{ is On} \end{cases}, \quad i = 1, 2, 3 \quad (1)$$

The inverter output voltage can be formulated as

$$v_{ad} = v_{ab} + v_{bc} + v_{cd} \quad (2)$$

where the points a , b , c , and d are demonstrated in the earlier figure and each voltage can be computed based on the switching function

$$\begin{cases} v_{ab} = (S_1 - 1)V_1 \\ v_{bc} = (1 - S_2)(V_1 - V_2) \\ v_{cd} = (1 - S_3)V_2 \end{cases} \quad (3)$$

By substituting (3) into (2),

$$\begin{aligned} v_{ad} &= (S_1 - 1)V_1 + (1 - S_2)(V_1 - V_2) + (1 - S_3)V_2 \\ &= (S_1 - S_2)V_1 + (S_2 - S_3)V_2. \end{aligned} \quad (4)$$

Similar to voltages relations, since one of switches in each pair of S_1 and S_4 , S_2 and S_5 , and S_3 and S_6 are turned ON, the switches currents can be shown as a function of load current and switching function

$$\begin{cases} i_1 = S_1 i_o \\ i_2 = S_2 i_o \\ i_3 = S_3 i_o \end{cases} \quad (5)$$

where

$$i_3 = i_c + i_2 \quad (6)$$

$$i_c = (S_3 - S_2)i_o \quad (7)$$

$$\frac{dv_2}{dt} = \frac{(S_3 - S_2)i_o}{C} \quad (8)$$

As well, for the voltage and load current, the KVL law is written as

$$v_o = v_{ad} - r i_o - L \frac{di_o}{dt}. \quad (9)$$

Substituting (4) into (9), the following relation for the output current would be derived:

$$\begin{aligned} \frac{di_o}{dt} &= \frac{((S_1 - S_2)V_1 + (S_2 - S_3)V_2) - r i_o}{L} \\ &= (S_1 - S_2) \frac{V_1}{L} + (S_2 - S_3) \frac{V_2}{L} - \frac{r}{L} i_o \end{aligned} \quad (10)$$

In [31], three different duty cycles have been defined as (u_1 , u_2 , u_3) for each switch and a nonlinear controller has been designed accordingly; however, using three inputs for a single-phase inverter is not consistent with the concept of multilevel inverters in which a group of switches are closed to make a path for the current flowing through the load. Actually, those switches are not working separately to have individual duty cycles. In fact, they are turned on in a group of three at each level. Thus, the system input should be only one signal, which is modulated by a multicarrier level-shifted PWM technique to produce required group of pulses that apply the associated voltage level at the output. For instance, one unclear issue raised from the previous work is the question that how does the controller or modulator selects the switching states (including a group of switches to generate a specific voltage level at the output) in a correct order to have respective voltage levels without any interference? To make it clearer, it can be said that when switches work independently, how the controller or modulator ensures that the voltage level ($V_1 - V_2$) is generated exactly between levels V_1 and V_2 and there would not exist any problem like having level V_1 before V_2 that deforms the output multilevel waveform.

To present a solution for the aforementioned issue, following two facts should be considered [40], [41]:

- 1) a single-phase converter has only one output voltage or current waveform unlike the three-phase one that has three output waveforms;
- 2) every controller designed for power converters can be categorized as voltage control or current control depends on its output, which is a voltage-type or a current-type signal.

Although single-phase multilevel inverter has more switches than a two-level topology, it still generates one voltage and/or one current waveform at its output. It uses higher number of switches in each conducting path, while they are not working independently. Actually, they work as a group, and the group number is determined by the switching state as listed in Table I. The controlling signal is modulated, and the modulator output data are the switching state numbers. Each state consists of a group of switches that should be turned on to produce a corresponding voltage level at the output. Such structure ensures correct orders of voltage levels. To conclude, in a multilevel converter, switches acting dependently as a group to generate desired voltage levels at the output in a correct order leads to have a smooth quasi-sine multilevel voltage waveform with low-harmonic contents.

To comply with those facts, in this paper, a new controller is designed based on a simplified model of the PUC inverter. It does have only one output signal, which is modulated by a six-carrier level-shifted PWM to generate associated switching pulses for all the six switches dependently based on the switching states listed in Table I. Therefore, in this paper, a designed controller would send only one signal to the modulator (PWM), which is consistent with the concept of multilevel inverters switching as well as complies with the fact that single-phase converters controllers should produce one signal as their output, which is sent to the modulator for pulse generation process. The six-carrier level-shifted PWM scheme is shown in Fig. 2 where the




Fig. 2. Multicarrier PWM for seven-level PUC inverter.

reference wave is modulated by different carriers to produce the associated switching pulses for the seven-level PUC inverter.

As mentioned earlier, to solve the problem regarding three individual inputs for a single-phase inverter, a simple model of the PUC inverter has been used to design a new controller in which only (8) and (9) are considered as voltage and current control sections, respectively.

Based on (8), the capacitor voltage is related to the load current; therefore, an equivalent signal u_v can be defined as

$$u_v = C \frac{dv_2}{dt} = d_v i_o \quad (11)$$

where d_v depends on the switching functions of S_2 and S_3 . To regulate the dc capacitor voltage (V_2), error signal of $\tilde{v}_2 = v_2^* - v_2$ should be minimized through the PI controller. Therefore

$$u_v = k_{pv} \tilde{v}_2 + k_{iv} \int \tilde{v}_2 dt. \quad (12)$$

The transfer function of the PI voltage controller is

$$G_v(s) = \frac{U_v(s)}{\tilde{V}_2(s)} = k_{pv} + \frac{k_{iv}}{s}. \quad (13)$$

Regarding (11), the output of the voltage controller is u_v , which is a current-type signal. The capacitor voltage should be regulated by proper charging and discharging process, which is done through the flowing current. As a cascaded controller concept, voltage controller can be used as outer loop and its output should go into the inner loop as a reference signal i_o^* . Controlled current goes through the capacitor and regulates its dc voltage at reference value. The inner loop is a current controller that is designed based on (9), and its dynamic should be fast enough to ensure good dynamic performance of the cascaded controller. Assuming that the outer loop regulates the capacitor voltage at the desired level and ensures $V_2 = 1/3V_1$, then

$$\begin{aligned} v_{ad} &= (S_1 - S_2)V_1 + (S_2 - S_3)V_2 \\ &= (S_1 - S_2)V_1 + (S_2 - S_3)\frac{V_1}{3} \\ &= \left(S_1 - \frac{2}{3}S_2 - \frac{1}{3}S_3\right)V_1 \end{aligned} \quad (14)$$

TABLE II
GAINS VALUES USED IN THE DESIGNED CONTROLLER

k_{pv}	3
k_{iv}	10
k_{pi}	30
k_{ii}	0.1

Equation (14) can be turned into (15) considering d_i as a signal, depending on the switching functions of S_1, S_2 , and S_3

$$v_{ad} = d_i v_1. \quad (15)$$

Substituting (15) into (9)

$$L \frac{di_o}{dt} + r i_o = d_i v_1 - v_o. \quad (16)$$

Same as the voltage controller design procedure shown earlier, an equivalent signal u_i can be defined as

$$u_i = L \frac{di_o}{dt} + r i_o = d_i v_1 - v_o. \quad (17)$$

The current can be regulated through a PI compensator in which the input is the error signal $\tilde{i}_o = i_o^* - i_o$ and the output is u_i

$$u_i = k_{pc} \tilde{i}_o + k_{ic} \int \tilde{i}_o dt. \quad (18)$$

The transfer function of the PI current controller is

$$G_i(s) = \frac{U_i(s)}{\tilde{I}_o(s)} = k_{PI} + \frac{k_{ii}}{s}. \quad (19)$$

Eventually, to derive the single input signal, which should be modulated by a level-shifted PWM, the right side of (17) is used as the follows:

$$d_i = \frac{u_i + v_o}{v_1}. \quad (20)$$

It should be noted for the inner loop (current control) that the PI controller would have performance where the input signal frequency is low (e.g., the outer loop as a dc voltage regulator); it shows some steady-state errors when the input is a time-varying signal, like a sinusoidal current, and this leads to tracking error in the line current. To ensure the possible minimum error on the output current, the integral gain of the $G_i(s)$ should be small enough, which makes the inner loop faster than the outer loop, and results would be acceptable consequently. To ensure the good dynamic performance of the designed controller, inner loop dynamic should be at least five times faster than the outer loop controller. Therefore, the proportional gain of the inner loop PI should be higher than the outer loop one. Due to same reason, the inner loop PI integral gain should be smaller than the outer loop one. Gains are listed in Table II, which comply with the aforementioned points. The controller diagram is shown in Fig. 3 as well.

As depicted in Fig. 3, the output of (13), which is the PI voltage controller, is a dc signal, so it should be multiplied by a unit sine wave to generate a sinusoidal current waveform as a reference signal for the inner loop. As explained earlier, the current is regulated through the PI with the transfer function of




Fig. 3. Block diagram of proposed controller applied on seven-level PUC inverter.

(19). Afterward, (2) is used to generate the final input signal to the system from the u_i . It is obvious that the output of the controller (that can be called system input) is a single signal d_i , which is modulated by the six-carrier levels shifter PWM to produce the required pulses.

The seven-level PWM shown in Fig. 2 includes six carriers to modulate the input signal. Six carriers are shifted vertically to cover d_i . Unlike the switching pattern described in the literature in which switching signals were produced for each switch separately, in this paper, a group of switches would be fired by produced pulses from modulated signal. For instance, each carrier is responsible to generate pulses for group of three switches in three cells. For example, if the reference wave is greater than Cr_1 , then the higher voltage level which is V_1 would be generated at the output. Looking at Table I, it is clear that switches S_1, S_5 , and S_6 should be turned on. In the same manner, if the reference wave is between Cr_1 and Cr_2 , then the second voltage level ($V_1 - V_2$) would be produced at the output terminal of the PUC inverter, which requires switches S_1, S_5 , and S_3 to be closed. Similarly, all other switching states would be used to generate suitable switching pulses. Using multicarrier PWM technique ensures the low and fixed switching frequency of the inverter switches against the hysteresis switching technique used in the previous works. Moreover, it would prevent the undesirable jumping between switching sequences, which had occurred in other reported techniques. This phenomenon results in injecting unwanted harmonics into the voltage and current waveforms as well as producing more power losses due to higher dv/dt and higher switching frequency.

TABLE III
SYSTEM PARAMETERS USED IN PRACTICAL TESTS

Load voltage frequency	60 Hz
Inductive filter (L_f)	2.5 mH
DC source voltage (V_1)	150 V
Regulated capacitor voltage (V_2)	50 V
Switching frequency	2 kHz
RL load	40 Ω , 20 mH
Rectifier as a nonlinear load (dc side R_{dc} and L_{dc})	40 Ω , 100 mH
DC capacitor	2500 μ F




Fig. 4. PUC inverter voltage and current waveforms in the steady-state condition.

III. EXPERIMENTAL RESULTS

A laboratory prototype for PUC inverter has been built using six 1.2 kV 40 A SiC MOSFETs type SCT2080KE active switches. dSpace 1103 is used for real-time implementation of the designed controller, which produces and sends associated pulses to the PUC inverter switches. Due to light calculations of the controller, low sampling time of 20 μ s in implementation on the real-time controller is achieved, which increases the controller accuracy significantly. System parameters used in practical tests are listed in Table III.

In this part, the PUC inverter has been tested as a stand-alone supplier, which is connected to a static RL load. This mode is suitable for PV system application in microgrids with small-size filters, low total harmonic distortion (THD) voltage waveform and low power losses due to low and fixed switching frequencies. Fig. 4 shows the test results in which the capacitor voltage V_2 (50 V) is exactly regulated at one-third of V_1 (150 V) by the proposed controller. Moreover, the capacitor voltage ripple is measured around 1.9 V, which is acceptably less than 5% of its main voltage. A seven-level voltage waveform is formed at the output of the PUC inverter due to proper voltage regulation of the designed controller. It should be noted that voltage waveform before L has been depicted in all figures, which is demonstrated by v_{ad} in Fig. 1. THD of the seven-level v_{ad} is measured at 12% without using any voltage filter. With such THD% value, it could be ensured that although PUC topology has two more switches than the conventional full-bridge inverter, it requires smaller filters that reduce manufacturing costs and increases the lifetime of the product significantly.

Moreover, the number of commutations is clearly low in this figure that validates the low switching frequency operation of the




Fig. 5. Voltage regulation during a fast 66% increase in dc source amplitude.

inverter running by the proposed controller. The lower switching frequency, the lower power losses, and the higher efficiency.

In second test, the dc-source voltage amplitude has been changed suddenly to validate fast response of the implemented controller in tracking the reference signal accurately. Fig. 5 shows the test result in which V_2 is tracking the reference value, which is $V_1/3$ during the change in V_1 . V_1 has been increased 66% from 120 to 200 V, and V_2 smoothly follows the one-third value from 40 to 66 V, highlighting a good dynamic performance of the proposed controller. A seven-level voltage waveform of the inverter (v_{ad}) is increasing without losing symmetry on the voltage levels during the dc source voltage variation. Such a situation can happen in the startup of a motor with V/f control.

To show the good dynamic performance of the designed controller in load change conditions as well as appropriate action in harmonic environment, a nonlinear load consisting of a single-phase rectifier with R_{dc} and L_{dc} on the dc side is connected to the PUC inverter while it was supplying an RL load. Results have been illustrated in Fig. 6 in which a current probe measures the rectifier ac-side current demonstrating its harmonic contents clearly.

Considering the zoomed figures, it is obvious that when a nonlinear load is added or removed from the output of the PUC inverter, applied controller adjusts the V_2 at the desired level and prevents any unbalancing in the capacitor and output voltages. The proposed controller fixes the capacitor voltage and produces a seven-level voltage waveform at the output within an acceptable time limit.

Results validate an acceptable performance of the proposed controller not only in fixing the PUC inverter capacitor voltage at desired level but also in generating equal voltage levels in seven-level voltage waveform. Low switching frequency, fast response, and good dynamic performance of the experimentally tested PUC inverter prove the excellence of the proposed controller against other reported techniques. Moreover, it should be repeatedly mentioned that the system input is only one signal that is regulated by the PWM technique and ensures the correct order of switching states to be produced and sent to associated switches. Using the PWM technique in generating switching pulses leads to a fix switching frequency, and also results have proved that the PUC inverter can work in low switching frequency as mentioned in the system parameters.




Fig. 6. Adding a nonlinear load (rectifier) to the PUC inverter while supplying an RL load.

IV. CONCLUSION

In this paper, a new cascaded nonlinear controller has been designed for seven-level PUC inverter based on the simple model derived by multilevel inverter topology concept. Experimental results showed appropriate dynamic performance of the proposed controller in stand-alone mode such as UPS, renewable energy conversion system, and motor drive applications. Different changes in the load and dc-bus voltage have been made intentionally during the tests to challenge the controller reaction in tracking the voltage and current references. The proposed controller demonstrated satisfying performance in fixing the capacitor voltage of the PUC inverter, generating a seven-level voltage with low-harmonic content at the output of the PUC inverter and ensures low switching frequency operation of those switches. By applying the designed controller on the seven-level PUC inverter, it can be promised to have a multilevel converter with maximum voltage levels, while using of less active switches and dc sources aims at manufacturing a low-cost converter with high efficiency, low switching frequency, low power losses, and also low-harmonic contents without using any additional bulky filters.

REFERENCES

- [1] H. Abu-Rub, M. Malinowski, and K. Al-Haddad, *Power Electronics Renewable Energy Systems, Transportation Industrial Applications*. Hoboken, NJ, USA: Wiley, 2014.
- [2] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galván, R. P. Guisado, M. A. Prats, J. I. Leon, and N. Moreno-Alfonso, "Power-electronic systems for the grid integration of renewable energy sources: A survey," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1002–1016, Jun. 2006.
- [3] M. Mobarrez, M. G. Kashani, G. Chavan, and S. Bhattacharya, "A novel control approach for protection of multi-terminal VSC based HVDC transmission system against DC faults," in *Proc. Energy Conversion Congr. Expo.*, 2015, pp. 4208–4213.
- [4] B. Singh, A. Chandra, and K. Al-Haddad, *Power Quality: Problems Mitigation Techniques*. Hoboken, NJ, USA: Wiley, 2014.
- [5] B. Singh, K. Al-Haddad, and A. Chandra, "A review of active filters for power quality improvement," *IEEE Trans. Ind. Electron.*, vol. 46, no. 5, pp. 960–971, Oct. 1999.
- [6] B. Kedjar, H. Y. Kanaan, and K. Al-Haddad, "Vienna rectifier with power quality added function," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 3847–3856, Aug. 2014.
- [7] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [8] M. Sharifzadeh, H. Vahedi, A. Sheikholeslami, P.-A. Labbé, and K. Al-Haddad, "Hybrid SHM-SHE modulation technique for four-leg NPC inverter with DC Capacitors self-voltage-balancing," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 4890–4899, Aug. 2015.
- [9] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode-clamped H-bridge cells," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 51–65, Jan. 2011.
- [10] H. Vahedi, S. Rahmani, and K. Al-Haddad, "Pinned mid-points multilevel inverter (PMP): Three-phase topology with high voltage levels and one bidirectional switch," in *Proc. 39th Annu. Conf. IEEE Ind. Electron. Society*, 2013, pp. 100–105.
- [11] M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 625–636, Feb. 2013.

- [12] H. Vahedi, K. Al-Haddad, P.-A. Labbe, and S. Rahmani, "Cascaded multilevel inverter with multicarrier PWM technique and voltage balancing feature," in *Proc. 23rd IEEE Int. Symp. Ind. Electron.*, 2014, pp. 2151–2156.
- [13] M. Youssef, K. Woronowicz, K. Aditya, N. Abdul Azeez, and S. Williamson, "Design and development of an efficient multilevel DC/AC traction inverter for railway transportation electrification," *IEEE Trans. Power Electron.*, to be published.
- [14] L. Solomon, A. Permy, N. Benavides, D. Opila, C. Lee, and G. Reed, "A transformerless PCB based medium-voltage multilevel power converter with a DC capacitor balancing circuit," *IEEE Trans. Power Electron.*, to be published.
- [15] Y. Zhang, G. P. Adam, T. C. Lim, S. J. Finney, and B. W. Williams, "Hybrid multilevel converter: Capacitor voltage balancing limits and its extension," *IEEE Trans. Ind. Informat.*, vol. 9, no. 4, pp. 2063–2073, Nov. 2013.
- [16] V. Biagini, P. Zanchetta, M. Odavic, M. Sumner, and M. Degano, "Control and modulation of a multilevel active filtering solution for variable-speed constant-frequency more-electric aircraft grids," *IEEE Trans. Ind. Informat.*, vol. 9, no. 2, pp. 600–608, May 2013.
- [17] E. Lupon, S. Busquets-Monge, and J. Nicolas-Apruzzese, "FPGA implementation of a PWM for a three-phase DC–AC multilevel active-clamped converter," *IEEE Trans. Ind. Informat.*, vol. 10, no. 2, pp. 1296–1306, May 2014.
- [18] K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources," *IET Power Electron.*, vol. 5, no. 4, pp. 435–446, 2012.
- [19] K. K. Gupta and S. Jain, "A multilevel voltage source inverter (VSI) to maximize the number of levels in output waveform," *Int. J. Electr. Power Energy Sys.*, vol. 44, no. 1, pp. 25–36, 2013.
- [20] H. Vahedi, K. Al-Haddad, Y. Ounejjar, and K. Addoweesh, "Crossover switches Cell (CSC): A new multilevel inverter topology with maximum voltage levels and minimum DC sources," in *Proc. 39th Annual Conf. IEEE Ind. Electron. Society*, 2013, pp. 54–59.
- [21] F. Sebaaly, H. Vahedi, H. Kanaan, N. Moubayed, and K. Al-Haddad, "Sliding-mode current control design for a grid-connected three-level NPC inverter," in *Proc. 2014 Int. Conf. Renewable Energies Develop. Countries*, 2014, pp. 217–222.
- [22] M. Narimani, B. Wu, and N. Zargari, "A novel five-level voltage source inverter with sinusoidal pulse width modulator for medium-voltage applications," *IEEE Trans. Power Electron.*, to be published.
- [23] P. Roshankumar, P. Rajeevan, K. Mathew, K. Gopakumar, J. I. Leon, and L. G. Franquelo, "A five-level inverter topology with single-DC supply by cascading a flying capacitor inverter and an H-bridge," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3505–3512, Aug. 2012.
- [24] Z. Du, L. M. Tolbert, J. N. Chiasson, and B. Ozpineci, "A cascade multilevel inverter using a single DC source," in *Proc. 21st Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2006, p. 5.
- [25] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, "DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2513–2521, Jul. 2009.
- [26] H. Sepahvand, J. Liao, M. Ferdowsi, and K. A. Corzine, "Capacitor voltage regulation in single-DC-source cascaded H-bridge multilevel converters using phase-shift modulation," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3619–3626, Sep. 2013.
- [27] Z. Li, P. Wang, Y. Li, and F. Gao, "A novel single-phase five-level inverter with coupled inductors," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2716–2725, Jun. 2012.
- [28] M. Seyedmahmoudian, S. Mekhilef, R. Rahmani, R. Yusof, and E. T. Renani, "Analytical modeling of partially shaded photovoltaic systems," *Energies*, vol. 6, no. 1, pp. 128–144, 2013.
- [29] H. Mortazavi, H. Mehrjerdi, M. Saad, S. Lefebvre, D. Asber, and L. Lenoir, "A monitoring technique for reversed power flow detection with high PV penetration level," *IEEE Trans. Smart Grid*, vol. 6, no. 5, pp. 2221–2232, Sep. 2015.
- [30] K. Al-Haddad, Y. Ounejjar, and L. A. Gregoire, "Multilevel electric power converter," U.S. Patent 2011 028 052, Nov. 2011.
- [31] Y. Ounejjar, K. Al-Haddad, and L. A. Gregoire, "Packed U cells multilevel converter topology: Theoretical study and experimental validation," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1294–1306, Apr. 2011.
- [32] M. T. Chebbah, H. Vahedi, and K. Al-Haddad, "Real-time simulation of 7-level packed U-cell shunt active power filter," in *Proc. 24th IEEE Int. Symp. Ind. Electron.*, 2015, pp. 1251–1256.
- [33] H. Vahedi, P.-A. Labbe, and K. Al-Haddad, "Sensor-less five-level packed U-cell inverter (PUC5) operating in stand-alone and grid-connected modes," *IEEE Trans. Ind. Informat.*, to be published.
- [34] Y. Ounejjar, K. Al-Haddad, and L. A. Dessaint, "A novel six-band hysteresis control for the packed U cells seven-level converter: Experimental validation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3808–3816, Oct. 2012.
- [35] H. Vahedi, K. Al-Haddad, and H. Y. Kanaan, "A new voltage balancing controller applied on 7-Level PUC inverter," in *Proc. 40th Annu. Conf. IEEE Ind. Electron. Society*, 2014, pp. 5082–5087.
- [36] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [37] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [38] T. Meynard and H. Foch, "Multi-level conversion: High voltage choppers and voltage-source inverters," in *Proc. 23rd Annu. IEEE Power Electron. Spec. Conf.*, 1992, pp. 397–403.
- [39] H. Kanaan, K. Al-Haddad, A. Hayek, and I. Mougharbel, "Design, study, modelling and control of a new single-phase high power factor rectifier based on the single-ended primary inductance converter and the Sheppard–Taylor topology," *IET Power Electron.*, vol. 2, no. 2, pp. 163–177, 2009.
- [40] S. Gomez Jorge, J. A. Solsona, and C. A. Busada, "Control scheme for a single-phase grid-tied voltage source converter with reduced number of sensors," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3758–3765, Jul. 2014.
- [41] H. Hafezi, E. Akpınar, and A. Balıkcı, "Cascade PI controller for single-phase STATCOM," in *Proc. 16th Int. Power Electron. Motion Control Conf. Expo.*, 2014, pp. 88–93.



Hani Vahedi (S'10) was born in Sari, Iran, in 1986. He received the B.Sc. degree in electrical engineering from K. N. Toosi University of Technology (KNTU), Tehran, Iran, in 2008, and the M.Sc. degree in electrical engineering from Babol University of Technology, Babol, Iran, in 2011. He is currently working toward the Ph.D. degree at the École de Technologie Supérieure (ÉTS), University of Quebec, Montreal, QC, Canada

He is a Member of Groupe de Recherche en Électronique de Puissance et Commande Industrielle (GRÉPCI), University of Quebec. His current research interests include power electronics multilevel converters topology, control and modulation techniques, power quality, active power filter, and their applications into smart grid, renewable energy conversion, UPS, battery chargers, and electric vehicles.



Kamal Al-Haddad (S'82–M'88–SM'92–F'07) received the B.Sc.A. and M.Sc.A. degrees from the University of Québec à Trois-Rivières, Trois-Rivières, QC, Canada, in 1982 and 1984, respectively, and the Ph.D. degree from the Institute National Polytechnique, Toulouse, France, in 1988.

Since June 1990, he has been a Professor with the Electrical Engineering Department, École de Technologie Supérieure (ETS), Montreal, QC, where he has been the Holder of the Canada Research Chair in Electric Energy Conversion and Power Electronics since 2002. He has supervised more than 100 Ph.D. and M.Sc.A. students working in the field of power electronics. He is a Consultant and has established very solid link with many Canadian industries working in the field of power electronics, electric transportation, aeronautics, and telecommunications. He has coauthored more than 400 transactions and conference papers. His current research interests include high efficient static power converters, harmonics and reactive power control using hybrid filters, switched-mode and resonant converters, including modeling, control, and development of prototypes for various industrial applications in electric traction, renewable energy, power supplies for drives, telecommunication, etc.

Prof. Al-Haddad is a Fellow Member of the Canadian Academy of Engineering. He is the IEEE IES President Elect 2014–2015, the Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, the IES Distinguished Lecturer, and the recipient of the Dr.-Ing. Eugene Mittelmann Achievement Award.