

Angular Modulation of Dual-Inverter Fed Open-End Motor for Electrical Vehicle Applications

Abbas Dehghani kiadehi, Khalil El Khamlichi Drissi, *Member, IEEE*, and Christophe Pasquier

Abstract—In this paper, angular modulation index (AMI) implemented through a modified space vector modulation for the dual voltage source inverters (VSI) is proposed with the primarily aiming to reduce switching losses. The desired voltage across the load is synthesized by applying appropriate phase-angle displacement between space vector references. The proposed approach avoids the use of a dc/dc boost converter (which imposes loss and weight/price penalty to duplicate the dc-link voltage) and results to be particularly suitable for electrical/hybrid vehicle applications. Namely, the application of saving energy to keep driving has been identified as major concern. Hence, this work focuses on the strategy to enhance efficiency. The principles of the proposed controlling method and switching loss, which is reduced at least by 50%, are theoretically evaluated. This paper proposes a pioneering mathematical approach to correctly determine total harmonic distortion (THD) value of the voltage/current for the dual-VSI structure. Furthermore, simulation and experimental results prove that the proposed method insures benefits in terms of common-mode voltage, THD of the voltage, and switching loss reduction. The dual-VSI prototype supplying 1.5-kW induction motor is assembled in the laboratory to experimentally evaluate performance of the proposed method. Also, the simulation results carried out through MATLAB/Simulink environment are given to confirm performance of this easy-to-implement and high-efficient method.

Index Terms—Angular modulation index (AMI), common-mode voltage (CMV), dual two-level inverter, electrical/hybrid vehicle, open-end motor, switching loss.

I. INTRODUCTION

RECENTLY voltage source inverters (VSIs) have been widely used; as distributed generators, in order to improve power system characteristics [1], or as motor drives. Conventionally, in medium-/high-power motor-drive applications (especially in electrical/hybrid vehicles, tram, etc.), medium-voltage dc-source has been employed in order to respect battery safety concerns [2]. As a consequence, a boosting stage (i.e., a dc/dc converter) is required to link the dc-source and the VSI as illustrated in Fig. 1. The dc/dc converter, containing passive component, involves size/price penalty as well as degradation of the total efficiency of the system [3]. In conventional power stages, switching losses are further deteriorated by the presence of a dc/dc stage followed by the VSI stage, since the total efficiency is obtained by multiplying the efficiencies of the two




Fig. 1. Conventional conversion system applied in electrical vehicles.

power converters. The patent in [4] strives by allocating null time to that of nearby active space-vectors enhances VSI efficiency by around 4%.

The battery depth of discharge has an exponential relation with its lifetime expectancy as addressed in [5]. Due to the fact that these noncommon charging stations for novel generation vehicles are installed over constant/faraway distance, by discharging dc-source less while driving (seeking better efficiency), battery will life up more. The main challenges toward motor drive applications shown in Fig. 1 are their inherent weakness from bulky passive component, and more importantly, from efficiency point of view, exhausting battery rapidly [2], [3].

Recently, several multilevel VSI topologies have been introduced. Among them the most important ones can be sorted as: diode clamped [6], capacitor clamped [7], and cascaded converter [8]. All of these configurations suffer from complex look-up tables, region identifications, or unbalanced neutral-point feature [6]–[9]. Though the multilevel inverters are superior to conventional two-level inverters in term of level numbers of the output voltage, they still suffer from the common mode voltage (CMV) issues but with less severity [7].

The pioneering work of *Stemmler and Guggenbach* [10] shows that the open-end winding induction motor can be driven with dual VSI at either end by making six terminals of motor stator windings available. Through multilevel converters, the dual two-level VSI configuration has been of interest not only thanks to its independent easy controlling feature but also due to its simple power stage [11]. Furthermore, the dual-inverter topology benefits from no neutral-point fluctuations as well as reliability [12] and fault tolerance. Indeed, in case of fault at one inverter, the corresponding output terminals would be short circuited, and power would be provided by using another inverter as in a standard two-level VSI as presented in [13] and [14]. The dual-inverter structure inherently generates triple harmonic known as zero-sequence voltage (ZSV) [15]. Hence, arresting circulating zero-sequence currents in the motor phase windings is usually addressed using zero-sequence chokes in a single dc-source-driven dual inverter [10]. However, as discussed by the authors in [15]–[19], the ZSV and CMV issues affecting a

Manuscript received January 27, 2015; revised March 28, 2015 and May 26, 2015; accepted June 30, 2015. Date of publication July 8, 2015; date of current version November 30, 2015. Recommended for publication by Associate Editor H. Li.

The authors are with the Institut Pascal, Université Clermont Auvergne, 63000 Clermont-Ferrand, France, (e-mail: abbas_dehghani_k@yahoo.com; Khalil.DRISSI@lasmea.univ-bpclermont.fr; Christophe.PASQUIER@lasmea.univ-bpclermont.fr).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2453433




Fig. 2. Dual VSI fed open-end motor proposed for electrical vehicle.

dual VSI are highly suppressed by avoiding utilization of null vectors.

The proposed conversion system for hybrid/electrical vehicle applications is depicted in Fig. 2 with making use of dual VSI fed open-end motor instead of the boosting stage in order to reach the desired voltage [14]. In this paper, in order to achieve high efficiency as well as low CMV and ZSV values, modified space vector pulsewidth modulation, avoiding null vector utilization, is implemented. In particular, in order to adapt this modification in the dual-VSI structure, the approach proposed in this paper makes use of the concept of the Angular modulation index (AMI), which is based on phase-angle displacement between two VSI references. Authors in [20] adjusted angle between VSI connected to constant dc-source and floating capacitor (FC) bridge to control voltage level in FCs respecting the induction motor structure and its power factor variation. However, [20] suffers from lack of not only analytical principles but also total harmonic distortion (THD) and loss evaluation. This paper concentrates on efficiency issue as the main objective. Switching loss, which is theoretically mitigated by 50%–87%, is formulated respecting AMI and load power factor $\cos(\phi)$. Authors in [11] and [19] tried to analyze the output-voltage error and current ripple. However, due to the system complexity as well as the high number of possibilities, they eventually failed in achieving straightforward value or formula for THD. However, this paper introduces pioneering solution to accurately calculate THD value of the output voltage/current for the dual-VSI structure. This study currently is under patent procedure with number FR 15 50045 [21].

II. DECOUPLED CONTROLLING DUAL VSI

The power circuit configuration of the dual VSI supplying a three-phase open-end induction motor is depicted in Fig. 2. The hardware includes dual two-level inverters feeding both sides of open-end stator winding of an induction motor. Each VSI has the capability of independently synthesizing space vectors in $\alpha\beta$ asynchronous frame as

$$V_{i,x}^* = \sqrt{\frac{2}{3}} V_{dc} (s_{a,i} + a s_{b,i} + a^2 s_{c,i}) \text{ where } a = e^{j\frac{2\pi}{3}} \quad (1)$$

where x ($= 1$ and 2) indicates VSI number and i ($=$ from 1 to 2^3) represents the attainable switching combinations in a two-level VSI. In this equation, V_{dc} represents the dc-link voltage, and $s_{a,i}$, $s_{b,i}$, $s_{c,i}$ are the three-phase switching states. Either ON or OFF operation is represented by “+” or “−” in Fig. 3, respectively [22]. Where bottom switches operate complementary to top switches. Hence, each VSI produces 2^3 possible space vectors that build independent hexagon [23].




Fig. 3. Space vector diagram and references.




Fig. 4. Three-level space vector diagram for dual VSI.

In this paper, unlike previous concepts that force two references in dual VSI to be in opposite direction, two reference space vectors are constructed to take advantage of variable phase-angle displacement $\Delta\theta (= \theta_1 - \theta_2)$. The space vectors obtained from (1) and space references for each VSI are shown in Fig. 3.

As defined in [19], the equivalent three-level space vectors for the dual VSI, as shown in Fig. 4, can be obtained from (1) as

$$V_{comb}^* = V_{i,1}^* - V_{i,2}^* \quad (2)$$

Thus, total possible switching combinations in dual VSI result in 64 ($2^3 \times 2^3$) space vectors spreading the $\alpha\beta$ -frame over 19 space locations similar to the three-level VSI.

CMV, $v_{cmv,x}$, for the single VSI is represented based on instantaneous three-phase pole voltage ($v_{ao,x}$, $v_{bo,x}$, and $v_{co,x}$) as

$$v_{cmv,x} = \frac{1}{3} (v_{ao,x} + v_{bo,x} + v_{co,x}) \quad (3)$$

where x ($= 1$ and 2) represents inverter number. Finally, as defined in [15], ZSV, v_{zsv} , for the dual inverter can be calculated as

$$v_{zsv} = v_{cmv,1} - v_{cmv,2} \quad (4)$$

Authors in [24] explained that one promising solution to completely eliminate ZSV would be synchronously applying V_{even} or V_{odd} at both sides of windings, where $V_{even} \in \{V_2, V_4, V_6\}$ and $V_{odd} \in \{V_1, V_3, V_5\}$.

TABLE I
ZSV FOR DUAL VSI

Number	Vector Combination	ZSV Level
1	(8/7')	$-V_{dc}$
2	(8/4'),(8/6'),(8/2'),(5/7'),(3/7'),(1/7')	$-\frac{2V_{dc}}{3}$
3	(8/5'),(8/3'),(5/4'),(3/4'),(8/1'),(5/2'),(3/6'),(3/2'),(4/7'),(1/4'),(1/6'),(1/2'),(6/7'),(2/7'),(5/6')	$-\frac{V_{dc}}{3}$
4	(8/8'),(5/5'),(5/3'),(3/5'),(3/3'),(4/4'),(5/1'),(3/1'),(4/6'),(4/2'),(1/5'),(1/3'),(6/4'),(2/4'),(1/1'),(6/6'),(6/2'),(2/6'),(2/2'),(7/7')	0
5	(5/8'),(3/8'),(4/5'),(4/3'),(4/1'),(1/8'),(6/5'),(6/3'),(2/5'),(2/3'),(7/4'),(6/1'),(2/1'),(7/6'),(7/2')	$\frac{V_{dc}}{3}$
6	(4/8'),(6/8'),(2/8'),(7/5'),(7/3'),(7/1')	$\frac{2V_{dc}}{3}$
7	(7/8')	V_{dc}

TABLE II
CMV FOR DUAL VSI

Number	Vector Combination	CMV Level
1	(8/8')	$-\frac{V_{dc}}{2}$
2	(1/8'),(3/8'),(5/8'),(8/1'),(8/3'),(8/5')	$-\frac{V_{dc}}{3}$
3	(1/1'),(1/3'),(1/5'),(3/1'),(3/3'),(3/5'),(5/1'),(5/3'),(5/5'),(2/8'),(4/8'),(6/8'),(8/2'),(8/4'),(8/6')	$-\frac{V_{dc}}{6}$
4	(8/7'),(1/2'),(1/4'),(1/6'),(3/2'),(3/4'),(3/6'),(5/2'),(5/4'),(5/6'),(2/1'),(2/3'),(2/5'),(4/1'),(4/3'),(4/5'),(6/1'),(6/3'),(5/5'),(7/8')	0
5	(2/2'),(2/4'),(2/6'),(4/2'),(4/4'),(4/6'),(6/2'),(6/4'),(6/6'),(1/7'),(3/7'),(5/7'),(7/1'),(7/3'),(7/5')	$\frac{V_{dc}}{6}$
6	(2/7'),(4/7'),(6/7'),(7/2'),(7/4'),(7/6')	$\frac{V_{dc}}{3}$
7	(7/7')	$\frac{V_{dc}}{2}$

Also, fed motor suffers from CMV issues like shaft voltage, ground currents, and bearing currents [19]. The CMV results from currents flowing in the paths provided by parasitic capacitors triggered by high switching frequencies of the VSI [25]. In a dual inverter, the CMV, v_{cmv} , is defined as addressed in [26]

$$v_{cmv} = \frac{1}{2}(v_{cmv,1} + v_{cmv,2}). \quad (5)$$

Each reference vector has possibilities to be constructed by selective vector groups as done in [14]–[19]. Assuming that the vectors applied at each interval by the first and second VSI are represented by (vector-1/vector-2') package, maximum ZSV can be produced by (V_8/V_7') or (V_7/V_8') pack, which leads to $\pm V_{dc}$ (case 1 and 7 in Table I), or by (V_{even}/V_8'), (V_8/V_{even}'), (V_{odd}/V_7'), and (V_7/V_{odd}'), which lead to $\pm \frac{2V_{dc}}{3}$ (case 2 and 6 in Table I), where V_7 and V_8 , for both VSIs, are defined as (+ + +) and (− − −), respectively.

Using the same approach, maximum CMV is produced by using sets of (V_7/V_7') or (V_8/V_8'), which lead to $\pm \frac{V_{dc}}{2}$ (case 1 and 7 in Table II) or by (V_{odd}/V_8'), (V_8/V_{odd}'), (V_{even}/V_7') and (V_7/V_{even}'), which lead to $\pm \frac{V_{dc}}{3}$ (case 2 and 6 in Table II). Therefore, in order to decrease both the ZSV and the CMV, the use of null vectors in two VSIs should be avoided. So in the proposed method, in which active vectors are replaced by null

ones, ZSV and CMV magnitude are limited to $\pm \frac{V_{dc}}{3}$ and $\pm \frac{V_{dc}}{6}$, respectively.

III. PROPOSED MODIFICATION AND MODULATION

In this section, principles of the proposed method are outlined from the standpoint of modulation, switching loss, and voltage/current THD. Percentage of switching losses not only is proportional to effective switching frequency, which is reduced by 66% in this paper, but also related to absolute magnitude of the output current while switching action.

In the first subsection, conventional space vector modulation (CSVM) is modified by avoiding null vector utilization to achieve switching loss and CMV mitigation. Hence, for each sector two phases are clamped to positive/negative dc rail. In the second subsection, concepts for synthesizing output voltage via adjusting phase-angle displacement between two reference vectors is formulated. Finally, losses and current/voltage THD for dual VSI is theoretically evaluated in the third and fourth subsection.

A. Modified CSVM

Modulation methods of dual-VSI fed open-end winding motor have been extensively researched with both carrier-based and space-vector-based PWMs. Application of CSVM results in 15% higher output voltage for a given dc bus voltage. Additionally, this leads to less harmonic content compared to the SPWM technique [27]. By projecting the reference vector on two nearby active vectors, the operating duty cycles are calculated as formulated in CSVM. By normalizing over the switching time interval, T_s , the duty cycle for each active vector can be expressed as: $\alpha_i = \frac{t_i}{T_s}$, where i ($= 1$ to 6) denotes the sector number [28]. In order to fulfill the rest of the switching interval, α_0 ($= 1 - \alpha_i - \alpha_{i+1}$), null-vectors V_7 and V_8 are applied. Equation (6.a) and (6.b) express these duty cycles of active vectors, where modulation index M_i is defined as peak value of fundamental phase voltage, V_{peak} , over that of square wave, $\frac{2V_{dc}}{\pi}$

$$\alpha_i = \frac{2\sqrt{3}}{\pi} M_i \sin\left(i\frac{\pi}{3} - \theta\right) \quad (6.a)$$

$$\alpha_{i+1} = \frac{2\sqrt{3}}{\pi} M_i \sin\left(\theta - (i-1)\frac{\pi}{3}\right). \quad (6.b)$$

By equally dividing the null-vector duty cycle (α_0) into those of the two nearby active vectors, not only the CMV but also the effective switching frequency, which corresponds to switching losses, is suppressed. In fact, by applying just nearby active vectors, two legs are fixed to positive/negative dc rail, hence, just one leg is switched. By applying the previously discussed modifications, the modified duty cycles are expressed as

$$\alpha_{i(new)} = \frac{1}{2} - \frac{3}{\pi} M_i \sin\left(\theta - \left(i - \frac{1}{2}\right)\frac{\pi}{3}\right) \quad (7.a)$$

$$\alpha_{i+1(new)} = \frac{1}{2} + \frac{3}{\pi} M_i \sin\left(\theta - \left(i - \frac{1}{2}\right)\frac{\pi}{3}\right). \quad (7.b)$$




Fig. 5. Old and modified reference space vector for sector 1.

Applying (7) instead of (6) into the controlling system, a new reference in the $\alpha\beta$ -plane is achieved. The previously discussed modification transfers the original circular reference into a discontinuous-line reference at the surface of hexagon, as depicted in Fig. 5. After some algebra not reported here for the sake of brevity, the new reference voltage vector $\vec{V}_{ref,new}$ is mathematically extracted as

$$\vec{V}_{ref,new} = \frac{\vec{V}_{i+1} + \vec{V}_i}{2} + (\alpha_{i+1} - \alpha_i) \frac{\vec{V}_{i+1} - \vec{V}_i}{2} \quad (8)$$

where \vec{V}_i and \vec{V}_{i+1} are two nearby space vectors, α_i and α_{i+1} are corresponding duty cycles extracted from CSVM by (6.a) and (6.b).

Fig. 5 shows that after applying the aforementioned modification, the VSI is forced to operate in the overmodulation region, where $\left(\frac{\sqrt{3}}{2} \approx \frac{\pi}{2\sqrt{3}}\right) \leq M_i^{new} \leq \left(\frac{\pi}{6} + \frac{\sqrt{3}}{4} \approx \frac{3}{\pi}\right)$ with corresponding attainable voltage amplitude, V_{peak} , between $\left(\frac{\sqrt{3}}{\pi} \approx \frac{1}{\sqrt{3}}\right) V_{dc}$ and $\left(\frac{1}{3} + \frac{\sqrt{3}}{2\pi} \approx \frac{6}{\pi^2}\right) V_{dc}$ (the input voltage level is defined V_{dc}). In order to reach the highest possible output voltage levels for each VSI, a new modulation index $M_i^{new} = \left(\frac{3}{\pi}\right)$ is desirable. As a consequence, tradeoff is formed here between number of commutations, which brings switching losses, and shrinking modulation index range. For instance, in the modified CSVM, the number of commutations within a switching interval is limited to two instead of six by applying symmetric sequence.

B. Proposed Angular Modulation

Previous papers have usually taken advantages of two opposite references $\Delta\theta = 180^\circ$ to yield desired output voltage [11]–[20]. However, in this paper, an AMI based on variable phase-angle displacement between two references is proposed, in order to minimize the commutation numbers while having full range modulation index. The open-end load requires the voltage across the two sides to be subtraction of the voltages produced by the first and second VSI, respecting virtual neutral point. However, note that each reference space vector can be separately built regardless of being in opposite direction, having $\Delta\theta (= \theta_1 - \theta_2)$.




Fig. 6. AMI versus angle displacement.

The expressions in (9.a) and (9.b) specify the rotating fundamental space vectors, as shown in Fig. 3, where θ_x and $\vec{V}_{ref,x}$ are initial angle and magnitude of reference space vectors, respectively, and $x (= 1, 2)$

$$\vec{V}_{ref1} = \vec{V}_{ref1} \left(e^{j(\omega t + \theta_1)} \right) \quad (9.a)$$

$$\vec{V}_{ref2} = \vec{V}_{ref2} \left(e^{j(\omega t + \theta_2)} \right). \quad (9.b)$$

Assuming $\vec{V}_{ref1} = \vec{V}_{ref2}$ and making use of (9.a) and (9.b), the obtained voltage across the load can be cast as

$$\vec{V}_{ref} = \vec{V}_{ref1} - \vec{V}_{ref2} = 2\vec{V}_{ref1} \sin\left(\frac{\theta_1 - \theta_2}{2}\right) \left(e^{j(\omega t + \theta_t)} \right). \quad (10)$$

From (10) and due to $\vec{V}_{ref1} = \frac{\sqrt{6}}{\pi} V_{dc} M_i^{new}$, AMI (11.a), which demonstrates nonlinear (sin-shaped) dependence on the phase shift, $\Delta\theta$, and initial phase angle, θ_t (11.b), can be extracted as

$$AMI = \frac{\vec{V}_{ref}}{\frac{\sqrt{6}}{\pi} V_{dc}} = 2M_i^{new} \sin\left(\frac{\theta_1 - \theta_2}{2}\right) \quad (11.a)$$

$$\theta_t = \frac{\pi}{2} + \frac{\theta_1 + \theta_2}{2}. \quad (11.b)$$

Fig. 6 shows the behavior of AMI versus phase shift $\Delta\theta (= \theta_1 - \theta_2)$ between two references. The proposed dual-VSI controlling scheme has the capability of having AMI up to twice $\left(2\left(\frac{3}{\pi}\right)\right)$ in comparison with maximum M_i of single VSI controlled by CSVM $\left(\frac{3}{\pi}\right)$. Hence, the voltage amplitude in the dual VSI controlled by AMI is function of angle displacement $\left(V_{peak} = 2\left(\frac{6}{\pi^2}\right) V_{dc} \sin\left(\frac{\theta_1 - \theta_2}{2}\right)\right)$ and can reach up to $2\left(\frac{6}{\pi^2}\right) V_{dc}$. That means more dc-link voltage utilization as well as avoiding the need for an intermediate dc/dc conversion stage (in Fig. 1), suffering from low efficiency and massive passive components. Also for reaching the same desired output voltage, dual VSI requires less dc-link voltage level, thus imposing less voltage stress across the switches.

The desired output-voltage parameters, V_{peak} and θ_t , are conventionally demanded from the dual-VSI controller. In the proposed method, aforementioned parameters result in single




Fig. 7. Two reference space vectors and resulted voltage in $\alpha\beta$ -plane.

Ref ₁	V_2 + + -	V_3 - + -	V_3 - + -	$\frac{T_s}{2}$
Ref ₂	V_1 + - -	V_1 + - -	V_2 + + -	
Conducting Phase	b	a, b	a	
Phase Voltage (a, b, c)	0 Vdc 0	-Vdc Vdc 0	-Vdc 0 0	
Vector Points	C (21')	L (31')	D (32')	

Fig. 8. Dual VSI features manipulated by AMI.

nonlinear equation as

$$V_{\text{peak}} = \frac{12V_{\text{dc}}}{\pi^2} \cos(\theta_t - \theta_1), \text{ where } \theta_t - \theta_1 = \frac{\pi}{2} - \frac{\theta}{2}. \quad (11.c)$$

Hence, values of initial phase angles (θ_1 and θ_2) for both reference voltages can be calculated from (11.b) and (11.c) as

$$\begin{cases} \theta_1 = \theta_t - \cos^{-1} \left(\frac{\pi^2 V_{\text{peak}}}{12V_{\text{dc}}} \right) \\ \theta_2 = \theta_t - \pi + \cos^{-1} \left(\frac{\pi^2 V_{\text{peak}}}{12V_{\text{dc}}} \right). \end{cases} \quad (11.d)$$

As discussed in Section III-A, for each VSI, $M_i^{\text{new}} = \left(\frac{3}{\pi}\right)$ is reached. Eventually, by replacing instantaneous value of θ (which is $\omega t + \theta_1$ and $\omega t + \theta_2$ for the first and second VSI, respectively) in (7.a) and (7.b), operating duty cycles for nearby active vectors can be extracted, for each VSI.

For instance, the equivalent output voltage of dual VSI is shown in Fig. 7, at $t = 0$ and for $\theta_1 = 110^\circ$ and $\theta_2 = 20^\circ$. The system features in half of the switching interval, $\frac{T_s}{2}$, are elaborated such that VSI-2 reference space vector lies at sector 1 and VSI-1 is placed 90° leading at sector 2. Note that space vectors are implemented through symmetric sequence as: $V_i \rightarrow V_{i+1} \rightarrow V_i$.

The applied vectors are shown in Fig. 8, at which the $\frac{T_s}{2}$ is divided into three parts. Based on Fig. 7, VSI-1 switches active vectors of V_2 and V_3 and VSI-2 employs V_1 and V_2 . Conducting phases, detected by $(s_{y,1} - s_{y,2}) i_y$, and dropped phase voltage, obtained by $(s_{y,1} - s_{y,2}) V_{\text{dc}}$, are explained, where $y = a, b,$

and c . Applied vector packages, (*Vector-1/Vector-2*), in each subinterval correspond to vector points in three-level diagram of the dual VSI. For instance, set of (2/1') is associated with point "C" in Fig. 4.

C. Switching Loss Evaluation

Based on the modified CSVM, each reference space vector is formed with just two nearby active vectors. Thus, at each sector, two legs are forced to be fixed while just one leg is modified. Current on phase "a" is modulated at sector 2 (where $V_2(+ + -)$ and $V_3(- + -)$ are implemented) and sector 5 (where $V_5(- - +)$ and $V_6(+ - +)$ are implemented), and found to be within $\pm 60^\circ$ of zero-crossing points in case of resistive load. So for this situation, sector 2 and 5 correspond to minimum absolute magnitude of the current which imposes minimum switching losses. This discussion involves the evaluation of the load power factor $\cos(\phi)$ for the proposed method. By applying the same approach, current on phase "b" and "c" are switched at sectors 1, 4 and 3, 6, respectively.

In dual-VSI configuration, the voltage stress across switches is equal to dc-link voltage, V_{dc} , and the current stress is equal to following current. Thus, switching losses for one phase can be expressed in analogy to the single VSI modulated by CSVM addressed in [30] as

$$\begin{aligned} P_{\text{SW}} &= \frac{1}{2\pi} \int_0^{2\pi} E_{\text{SR}} \frac{|I_m \cos(\omega t)| \cdot V_{\text{dc}}}{I_{\text{ref}} \cdot V_{\text{ref}}} f_s d(\omega t) \\ &= \frac{2}{\pi} \frac{E_{\text{SR}} \cdot I_m \cdot f_s \cdot V_{\text{dc}}}{I_{\text{ref}} \cdot V_{\text{ref}}} \end{aligned} \quad (12)$$

where E_{SR} , V_{ref} , and I_{ref} are the reference parameters. The same mathematical approach is implemented for current on phase "a" of a single VSI modulated by modified CSVM to formulate losses, respecting balanced-load angle ϕ as

$$P_{\text{SW}} = \frac{1}{2\pi} \left[\int_{-\frac{2\pi}{3}}^{-\frac{\pi}{3}} E_{\text{SR}} \frac{|I_m \cos(\omega t - \phi)| \cdot V_{\text{dc}}}{I_{\text{ref}} \cdot V_{\text{ref}}} f_s d(\omega t) + \int_{\frac{\pi}{3}}^{\frac{2\pi}{3}} E_{\text{SR}} \frac{|I_m \cos(\omega t - \phi)| \cdot V_{\text{dc}}}{I_{\text{ref}} \cdot V_{\text{ref}}} f_s d(\omega t) \right]. \quad (13)$$

After simplifications, power losses can be expressed as the function of the power factor as

$$P_{\text{SW}} = \frac{k}{\pi} \frac{E_{\text{SR}} \cdot I_m \cdot f_s \cdot V_{\text{dc}}}{I_{\text{ref}} \cdot V_{\text{ref}}} \quad (14.a)$$

$$k = \begin{cases} 2 - \sqrt{3} |\cos(\phi)|, & |\cos(\phi)| \geq \frac{\sqrt{3}}{2} \\ |\sin(\phi)|, & \text{others.} \end{cases} \quad (14.b)$$

Equation (14.b) indicates that the highest loss percentage, $\frac{1}{\pi}$, can be obtained at full inductive/capacitive load situation. However, switching losses still reach 50% reduction ($\frac{2}{\pi}$ for CSVM in comparison with the highest value for modified CSVM $\frac{1}{\pi}$).

In dual-VSI circuit configuration, each VSI imposes individual switching loss related to the angle between the output current and corresponding reference voltage vector, ϕ_1 and ϕ_2



Fig. 9. Load angle definitions for dual VSI (ϕ_1 and ϕ_2).

Fig. 10. Equivalent value of “K” versus AMI and load power factor.

(where ϕ_1 and ϕ_2 are extracted as: $\phi_1 = \frac{\pi}{2} + \phi - \frac{\theta_1 - \theta_2}{2}$ and $\phi_2 = \frac{\pi}{2} + \phi + \frac{\theta_1 - \theta_2}{2}$).

In Fig. 9, two space references ($V_{ref,1}$ and $V_{ref,2}$), desired voltage (V_{out}), load current (I_{out}), and load angle definitions (ϕ_1 and ϕ_2) are shown. The reference space vectors (ϕ_1 and ϕ_2) are in sectors 1 and 3, hence, the modulated currents on phase “b” and “c” produce switching losses.

Eventually, total switching losses, in dual-VSI structure, is equal to the sum of losses separately produced by each VSI. Therefore, from (14), this yields

$$P_{SW_dual} = \frac{2}{\pi} \left(\frac{k_1 + k_2}{4} \right) \frac{E_{SR} \cdot I_m \cdot f_s \cdot V_{dc}}{I_{ref} \cdot V_{ref}} \quad (15.a)$$

$$k_x = \begin{cases} 2 - \sqrt{3} |\cos(\phi_x)|, & |\cos(\phi_x)| \geq \frac{\sqrt{3}}{2} \\ |\sin(\phi_x)|, & \text{others} \end{cases} \quad (15.b)$$

where $x = 1, 2$ represents VSI number, respecting equivalent load angles (ϕ_1 and ϕ_2). Fig. 10 shows 3-D curve of equivalent $K (= \frac{k_1 + k_2}{4})$ for dual VSI operated by the proposed method versus AMI and load power factor $\cos(\phi)$. Switching losses are highly reduced by 50–86.6% in comparison with that of a single VSI modulated by CSVM. This 3-D curve indicates that three peaks in switching loss curve can happen when system operates either at low AMI (0) and high absolute power factor

(± 1) or at high AMI ($2 \times (\frac{3}{\pi})$) and low absolute power factor (0).

D. Voltage and Current THD Evaluation

In this subsection, theoretical assessments of voltage/current THD of the proposed method are derived. The Fourier series is used for analyzing phase voltage of each VSI (v_{ao} and v_{ato}), respecting midpoint of dc source. For simplicity, the representation in the complex plane is applied as

$$\begin{cases} v_{ao}(\theta) = \sum_{n=-\infty}^{\infty} V_{n,1}^* e^{jn\theta} \\ V_{n,1}^* = \frac{1}{2\pi} \int_0^{2\pi} (v_{ao}(\theta)) e^{-jn\theta} d\theta \end{cases} \quad (16.a)$$

$$\begin{cases} v_{ato}(\theta) = \sum_{n=-\infty}^{\infty} V_{n,2}^* e^{jn\theta} \\ V_{n,2}^* = \frac{1}{2\pi} \int_0^{2\pi} (v_{ato}(\theta)) e^{-jn\theta} d\theta \end{cases} \quad (16.b)$$

where n denotes the integer numbers. The symmetric feature of the three-phase system allows reducing the integral calculus of $V_{n,1}^*$ and $V_{n,2}^*$ to just one sector (in this study, sector number 1), the obtained results being valid also for the other five sectors. This yields

$$V_{n,1}^* = \frac{1 - (-1)^n}{2\pi} \int_0^{\frac{\pi}{3}} \begin{pmatrix} v_{ao}(\theta) \\ -(-a)^n v_{bo}(\theta) \\ +(a)^{2n} v_{co}(\theta) \end{pmatrix} e^{-jn\theta} d\theta \quad (17.a)$$

$$V_{n,2}^* = \frac{1 - (-1)^n}{2\pi} \int_0^{\pi/3} \begin{pmatrix} v_{ato}(\theta) \\ -(-a)^n v_{b'o}(\theta) \\ +(a)^{2n} v_{c'o}(\theta) \end{pmatrix} e^{-jn\theta} d\theta \quad (17.b)$$

where $a = e^{j2\pi/3}$. Simplifying (17), even harmonics are eliminated while odd ones are divided into: direct harmonic ranks ($6n + 1$), inverse harmonic ranks ($6n - 1$), and zero sequence harmonic ranks ($6n + 3$). By applying Clark transform, the Fourier coefficients for these ranks are given as

$$V_{6n+1,x}^* = \sqrt{\frac{3}{2}} \frac{1}{\pi} \int_0^{\pi/3} V_{i,x}^* e^{-j(6n+1)\theta} d\theta \quad (18.a)$$

$$V_{6n-1,x}^* = \sqrt{\frac{3}{2}} \frac{1}{\pi} \int_0^{\pi/3} \overline{V_{i,x}^*} e^{-j(6n-1)\theta} d\theta \quad (18.b)$$

$$V_{6n+3,x}^* = \frac{3}{\pi} \int_0^{\pi/3} v_{cmv,x} e^{-j(6n+3)\theta} d\theta \quad (18.c)$$

where $x = 1, 2$ denotes the VSI, and $V_{i,x}^*$ and $v_{cmv,x}$ are given by the (1) and (3), respectively. Values of $\overline{V_{i,x}^*}$, $V_{i,x}^*$, and $v_{cmv,x}$ for the first VSI controlled by the modified CSVM and with reference vector falling into the first sector are provided in Fig. 11




Fig. 11. $V_{i,1}^*$, $\bar{V}_{i,1}^*$, and $v_{cmv,1}$ for the first VSI at sector 1.

over one sampling interval, T_s , where the constant, C , is given by $\sqrt{\frac{2}{3}}V_{dc}$.

By taking K samples over each sector, (18) is divided into K partial integrals for direct (19.a), inverse (19.b), and zero sequence (19.c) harmonic ranks as

$$V_{6n+1,x}^* = \frac{aV_{dc}}{-j\pi(6n+1)} \left(a + \sum_{k=1}^{k=K} \begin{pmatrix} e^{-j(6n+1)\theta_{2,x}^B} \\ -e^{-j(6n+1)\theta_{1,x}^B} \end{pmatrix} \right) \quad (19.a)$$

$$V_{6n-1,x}^* = \frac{a^{-1}V_{dc}}{-j\pi(6n-1)} \left(a^{-1} + \sum_{k=1}^{k=K} \begin{pmatrix} e^{-j(6n-1)\theta_{2,x}^B} \\ -e^{-j(6n-1)\theta_{1,x}^B} \end{pmatrix} \right) \quad (19.b)$$

$$V_{6n+3,x}^* = \frac{V_{dc}}{-j\pi(6n+3)} \left(1 + \sum_{k=1}^{k=K} \begin{pmatrix} e^{-j(6n+3)\theta_{2,x}^B} \\ -e^{-j(6n+3)\theta_{1,x}^B} \end{pmatrix} \right) \quad (19.c)$$

where $\theta_{1,x}^B$ and $\theta_{2,x}^B$ for the first and the second VSI, respectively, are defined as

$$\theta_{2,x}^B = \frac{\pi}{3K} \left(k - \frac{1}{2} + \frac{\alpha_{2(\text{new}),x}}{2} \right) \quad (20.a)$$

$$\theta_{1,x}^B = \frac{\pi}{3K} \left(k - \frac{1}{2} - \frac{\alpha_{2(\text{new}),x}}{2} \right). \quad (20.b)$$

where k is an integer between 1 and K . In (20), $\alpha_{2(\text{new}),1}$ and $\alpha_{2(\text{new}),2}$ are brought from Section III-A [see (7.a)], and at the same M_i , can be expressed as

$$\alpha_{2(\text{new}),1} = \alpha_{2(\text{new}),2} = \frac{1}{2} + \frac{3}{\pi} M_i \sin \left(\left(k - \frac{1}{2} \right) \frac{\pi}{3K} - \frac{\pi}{6} \right). \quad (21)$$

The previously discussed expressions allow simplifying THD_V analysis for dual-VSI configuration avoiding complexity of the system as well as high number of possibilities. Dropped voltage across the load is expressed as the difference of the voltages synthesized by VSIs respecting predetermined phase-angle displacement, $\Delta\theta$, in which this concept also is valid for the Fourier coefficients as

$$V_{2n+1}^* = V_{2n+1,1}^* - V_{2n+1,2}^* e^{-j(2n+1)(\Delta\theta)} \quad (22)$$

where V_{2n+1}^* represents all harmonic ranks in (19) and $\Delta\theta$ should be expressed at the center of each sampling interval as:




Fig. 12. THD_V of phase voltage in dual VSI versus V_{peak} .

$\Delta\theta = (k' - \frac{1}{2}) \frac{\pi}{3K}$ and k' is an integer between 1 and $3K$ to let the $\Delta\theta$ covers the whole range from 0 to π .

From the formulation of output voltage harmonics in (22), the THD factor for voltage, THD_V , can be expressed as

$$\text{THD}_V = \sqrt{2 \sum_{n=1}^{\infty} \left| \frac{V_{2n+1}^*}{V_1^*} \right|^2}. \quad (23)$$

The expression of THD for current, THD_I , is derived from the expressions of current harmonics. Respecting current definition, ($I_{2n+1}^* = \frac{V_{2n+1}^*}{Z_{2n+1}^*}$), this is sufficient to take into account the harmonic impedance of the load, which is identified by resistive (R) and inductive (L) parameters. Since, harmonic impedance for the odd harmonics is given by

$$Z_{2n+1}^* = R + j(2n+1)L\omega. \quad (24)$$

The current harmonics can be written as

$$I_{2n+1}^* = \frac{V_{2n+1}^*}{R} \cos(\phi_{2n+1}) e^{j\phi_{2n+1}} \quad (25)$$

where $\phi_{2n+1} = \tan^{-1}((2n+1)\tan(\phi))$. From these expressions, THD_I is expressed as

$$\text{THD}_I = \sqrt{2 \sum_{n=1}^{\infty} \left| \frac{I_{2n+1}^*}{I_1^*} \right|^2} = \sqrt{2 \sum_{n=1}^{\infty} \left| \frac{V_{2n+1}^* \cos(\phi_{2n+1})}{V_1^* \cos(\phi)} \right|^2}. \quad (26)$$

Fig. 12 represents the THD_V , resulted from (23), for both CSVM and modified CSVM versus peak phase voltage (V_{peak}) for values between $(\frac{6}{\pi^2})V_{dc}$ and $2(\frac{6}{\pi^2})V_{dc}$. In Section IV, the reason of choosing this boundary is discussed. As an explicative example, Fig. 13 shows THD_I versus predetermined V_{peak} for $\cos(\phi) = \frac{\sqrt{3}}{2} = 0.866$.

IV. SIMULATION AND EXPERIMENTAL RESULTS

A prototype consisting of a dual three-phase two-level VSI produced by ARCEL, an open-end squirrel-cage medium-power induction motor coupled to a dc motor as shaft load, and rectifier as dc source are assembled in the laboratory as shown in Fig. 14. The proposed algorithm for the dual VSI is implemented in a full digital system by programming digital signal processor




Fig. 13. THD_I of phase current in dual VSI versus V_{peak} at $\cos(\phi) = 0.866$.




Fig. 14. Experimental setup.

(DSP), model RSF562TAADFH. Also, the simulation results are carried out based on the same system parameters through MATLAB/Simulink environment. The switching frequency f_s is chosen to take 27 samples within a sector (8.1 kHz). The dc-link voltage, labeled in Fig. 2 as V_{dc} , approximately equals to 270 V, and fundamental frequency f_o is set to 50 Hz.

In order to accurately compare THD of the phase voltage/current, which are resulted from MATLAB/Simulink (due to two independent definitions, AMI and M_i), the peak value of fundamental phase voltage V_{peak} is considered as x -axis in Figs. 15 and 16. These profiles are plotted for $AMI > (\frac{3}{\pi})$ or $M_i > (\frac{3}{2\pi})$, which results in $V_{peak} > (\frac{6}{\pi^2}) V_{dc}$, in the proposed method or CSVM, respectively. Also, maximum peak phase voltage is limited to $V_{peak} = 2 (\frac{6}{\pi^2}) V_{dc}$, wherein $AMI = (\frac{6}{\pi})$ or $M_i = (\frac{3}{\pi})$.

The proposed method assures lower values for phase-voltage THD as shown in Fig. 15. Moreover, the current THD (see Fig. 16) has superior performance for relatively high values of V_{peak} . By comparing simulation results (see Figs. 15 and 16) with theoretical evaluations (see Figs. 12 and 13) in Section III-D, close agreement is observed.

THD_V is worsened in both methods, via generating low-amplitude voltage. Therefore, for $AMI < (\frac{3}{\pi})$, in which desired




Fig. 15. THD_V of phase voltage in dual VSI versus V_{peak} .




Fig. 16. THD_I of phase current in dual VSI versus V_{peak} at $\cos(\phi) = 0.866$.




Fig. 17. Experimental results of controlling signals, where $T_s = \frac{1}{f_s}$. (a) Modified SVM. (b) CSVM.

voltage can be synthesized by operating one VSI, one of the VSIs should be clamped to positive/negative dc rail, while another is manipulated by CSVM.

Controlling signals for a VSI, employing CSVM and the modified CSVM, are illustrated in Fig. 17. As shown, in modified CSVM, effective switching frequency is reduced by 66%, which, consequently, brings lower switching losses.

One of the most important characteristics of power conversions is namely efficiency, especially for electrical/hybrid vehicle applications. This parameter is experimentally evaluated




Fig. 18. Efficiency of the proposed method versus V_{peak} .

for the proposed method with driving open-end squirrel-cage induction motor at nominal power, 1.5 kW. The same hardware (i.e., VSI, DSP, measurement devices, etc.) is employed for fairly comparing efficiency of the proposed method with that of CSVM, which is measured around 90%.

Fig. 18 shows efficiency of the proposed method versus V_{peak} . As stated in Section III-C (see Fig. 10), the switching losses are averagely enhanced with increasing AMI, this leads to efficiency reduction as experimentally proved in Fig. 18. We used *FLUK 434 power quality analyzer* and *LEM LH1050* to measure input/output power. Note that error of these devices should be considered around 2–3%.

The ZSV, CMV, and low-order voltage feature of the proposed method is compared with those of CSVM, analyzed in [19] and [26]. The CMV and ZSV first of all are simulated through MATLAB/Simulink environment, and then, experimentally evaluated.

Fig. 19 shows the aforementioned features over one sampling interval. The CMV profile in the proposed method not only contains fewer voltage levels, 3 instead of 5 in CSVM, but also avoids attending the highest absolute CMV, $\pm \frac{V_{dc}}{2} = \pm 135$ V, which appears in CSVM. Instantaneous ZSV profiles meet the same feature such as: voltage level and magnitude.

The top traces in Fig. 20(a) and (b) show ZSV, in which in both figures, voltage at point “1” equals to $\frac{V_{dc}}{3}$. Also, CMV in Fig. 20(a), for dual VSI controlled with the proposed algorithm, contains $-\frac{V_{dc}}{6}$ and $\frac{V_{dc}}{6}$ at points “2” and “3,” respectively. And finally, CMV in Fig. 20(b), for dual VSI modulated by CSVM, leads to $-\frac{V_{dc}}{6}$, $\frac{V_{dc}}{6}$, $-\frac{V_{dc}}{2}$, $\frac{V_{dc}}{2}$ at points “2,” “3,” “4,” and “5,” respectively. The CMV and ZSV are obtained from simulation (see Fig. 19) and experimental results (see Fig. 20) with values in Tables I and II are in a satisfactory agreement.

From MATLAB/Simulink environment, low-order phase-voltage THD for dual VSI controlled by the proposed method and CSVM is extracted as 5.68% and 20.71%, respectively. This eye-catching reduction can be observed by comparing Fig. 21 (a) and (b). Moreover, peak value of the fundamental phase voltage is calculated using an FFT analyzer block as 280 V, which is close to the value, 284 V, predicted by $V_{peak} = AMI \left(\frac{2}{\pi}\right) V_{dc}$ at $AMI = 1.654$.

V. CONCLUSION

This paper deals with an AMI controlling method for dual-VSI configuration, while each VSI is modulated by the modified




Fig. 19. Simulation results of ZSV/CMV in dual VSI controlled by: (a) proposed method at $AMI = 1.6$ (b) CSVM at $M_i = 0.8$, where $T_s = \frac{1}{f_s}$.




Fig. 20. Experimental results of ZSV/CMV of dual VSI operated by: (a) proposed method at $AMI = 1.6$ (b) CSVM at $M_i = 0.8$, where $T_s = \frac{1}{f_s}$.




Fig. 21. Experimental result of low-order phase voltage in dual VSI controlled by: (a) proposed method at $AMI = 1.654$ (b) CSVM at $M_i = 0.827$, where $T_o = \frac{1}{f_o}$.

CSVM. The benefits of the proposed approach are theoretically and experimentally evaluated in this paper, by showing that the desired reference space vector has capability of being generated with adjusting appropriate phase-angle displacement between two references instead of forcing these to be in opposite direction.

AMI shows nonlinear sine-shaped profile versus angle displacement and contains full coverage feature. Modified CSVM is employed not only in order to highly suppress effective switching frequency but also to limit CMV levels and THD value.

Moreover, this paper introduces a promising solution to enhance efficiency, especially for electrical/hybrid vehicle applications by achieving at least 50% reduction in switching losses. This paper offers the pioneering approach to accurately extract voltage/current THD for the dual-VSI structure. The proposed method entirely reduces THD of the phase voltage and partially THD of the phase current.

Not only simulation and experimental results but also analytical approaches have proven that peak value of CMV meets reduction by 66% in a dual VSI modulated by the proposed method. Also, THD of the low-order phase voltage takes lower values. These features make the proposed method a strong candidate to be used in dual VSI without adding extra hardware, expenses, or complex calculation.

ACKNOWLEDGMENT

The authors would like to thank the Ministry of Higher Education and Research (MESR), the Accelerating Technology Transfer Company of Grand Centre (SATTGC), and the Laboratory of Excellence IMobS3 “Innovative Mobility: Smart and Sustainable Solutions”.

REFERENCES

- [1] *IEEE Standard for Interconnecting Distributed Resources With Electric Power Systems*, IEEE Std. 1547-2003, Jul. 2003.
- [2] K. Morrow, D. Karner, and J. Francfort, “Plug-in hybrid electric vehicle charging infrastructure review,” US Dept. Energy-Vehicle Technologies Program, Final report, Contract no. 58517, 2008.
- [3] N. Tanaka *et al.*, “Technology roadmap: Electric and plug-in hybrid electric vehicles,” Int. Energy Agency, Paris, France, Tech. Rep., 2011.
- [4] K. El Khamlichi Drissi, A. Dehghani Kiadehi et, and C. Pasquier, “Procédé de commande d’un onduleur triphasé mettant en oeuvre une modulation vectorielle,” France Patent 31078, Oct. 9, 2014.
- [5] L. Serrao, Z. Chehab, Y. Guezennec, and G. Rizzoni, “An aging model of Ni-MH batteries for hybrid electric vehicles,” in *Proc. IEEE Conf. Vehicle Power Propulsion*, Chicago, IL, USA, 2005.
- [6] A. Bendre, G. Venkataramanan, D. Rosene, and V. Srinivasan, “Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation,” *IEEE Trans. Ind. Electron.*, vol. 53, no. 3, pp. 718–726, Jun. 2006.
- [7] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, “Modular multilevel converters for HVDC applications: Review on converter cells and functionalities,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 18–36, Jan. 2015.
- [8] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, “A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode-clamped h-bridge cells,” *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 51–65, Jan. 2011.
- [9] S. Busquets Monge, S. Somavilla, J. Bordonau, and D. Boroyevich, “Capacitor voltage balance for the neutral-point-clamped converter using the virtual space vector concept with optimized spectral performance,” *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1128–1135, Jul. 2007.
- [10] H. Stemmler and P. Guggenbach, “Configurations of high-power voltage source inverter drives,” in *Proc. 5th Eur. Conf. Power Electron. Appl.*, 1993, pp. 7–14.
- [11] S. Srinivas and K. Ramachandra Sekhar, “Theoretical and experimental analysis for current in a dual-inverter-fed open-end winding induction motor drive with reduced switching PWM,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4318–4328, Oct. 2013.
- [12] K. Ramachandra Sekhar and S. Srinivas, “Current ripple analysis in a decoupled SVPWM controlled dual two-level inverter fed open-end winding induction motor drive,” in *Proc. 2nd Power Electron. Drive Syst. Technol. Conf.*, 2011, pp. 373–378.
- [13] D. Casadei, G. Grandi, A. Lega, and C. Rossi, “Multilevel operation and input power balancing for a dual two-level inverter with insulated dc sources,” *IEEE Trans. Ind. Appl.*, vol. 44, no. 6, pp. 1815–1824, Nov./Dec. 2008.
- [14] A. Rathore and A. Edpuganti, “New optimal pulsewidth modulation for single dc-link dual inverter fed open-end stator winding induction motor drive,” *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4386–4393, Aug. 2015.
- [15] J. Kalaiselvi and S. Srinivas, “Pulse width modulation schemes enabling single DC power source driven dual two-level voltage source inverter with single voltage source inverter switching,” *IET Power Electron.*, vol. 7, no. 5, pp. 1181–1191, May 2014.
- [16] R. Baranwal, K. Basu, and N. Mohan, “Dual two level inverter carrier SVPWM with zero common mode voltage,” in *Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst.*, 2012, pp. 1–6.
- [17] Y. Kumsuwan and W. Srirattanawichaiikul, “A space vector modulation strategy for three-level operation based on dual two-level voltage source inverters,” in *Proc. Int. Power Electron. Conf.*, 2014, pp. 3417–3424.
- [18] J. Kalaiselvi, K. R. C. Sekhar, and S. Srinivas, “Common mode voltage elimination PWMs for a dual two-level VSI with single inverter switching,” in *Proc. IEEE Int. Symp. Ind. Electron.*, 2012, pp. 234–239.
- [19] K. R. Sekhar and S. Srinivas, “Discontinuous decoupled PWMs for reduced current ripple in a dual two-level inverter fed open-end winding induction motor drive,” *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2493–2502, May 2013.
- [20] J. Ewanchuk, J. Salmon, and C. Chapelsky, “A method for supply voltage boosting in an open-ended induction machine using a dual inverter system with a floating capacitor bridge,” *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1348–1357, Mar. 2013.
- [21] K. El Khamlichi Drissi, A. Dehghani Kiadehi et, C. Pasquier, “Procédé et dispositif de conversion de courant et véhicule comportant un tel dispositif,” France Patent 15 50045, Jan. 6, 2015.
- [22] P. C. K. Luk and K. Drissi El Khamlichi, “An innovative DSP-based teaching module for electrical machine drives,” *IEEE Trans. Educ.*, vol. 39, no. 2, pp. 158–164, May 1996.
- [23] H. Khan, Y. Touzani and K. El Khamlichi Drissi, “Discontinuous random space vector modulation for electric drives: A digital approach,” *IEEE Trans. Power Electron.*, vol. 27, no. 12, pp. 4944–4951, Dec. 2012.
- [24] R. Baranwal, K. Basu, and N. Mohan, “Carrier-Based implementation of spwm for dual two-level VSI and dual matrix converter with zero common-mode voltage,” *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1471–1487, Mar. 2015.
- [25] J. Kalaiselvi and S. Srinivas, “Passive common mode filter for reducing shaft voltage, ground current, bearing current in dual two level inverter fed open end winding induction motor,” in *Proc. Int. Conf. Optim. Elect. Electron. Equip.*, 2014, pp. 595–600.
- [26] J. Kalaiselvi and S. Srinivas, “Bearing currents and shaft voltage reduction in dual-inverter-fed open-end winding induction motor with reduced CMV PWM methods,” *IEEE Tran. Ind. Electron.*, vol. 62, no. 1, pp. 144–152, Jan. 2015.
- [27] A. Yazdani and R. Iravani, *Voltage-Sourced Converters in Power Systems Modeling, Control, and Applications*. Hoboken, NJ, USA: IEEE Press/John Wiley, 2010.
- [28] Q.-T. An, M. H. Duan, L. Sun, and G. L. Wang, “SVPWM strategy of post-fault reconfigured dual inverter in open-end winding motor drive systems,” *Electron. Lett.*, vol. 50, no. 17, pp. 1238–1240, Aug. 2014.
- [29] E. Un and A. M. Hava, “A Near-state PWM method with reduced switching losses and reduced common-mode voltage for three-phase voltage source inverters,” *IEEE Trans. Ind. Appl.*, vol. 45, no. 2, pp. 782–793, Mar./Apr. 2009.
- [30] Q. Lei and F. Z. Peng, “Space vector pulsewidth amplitude modulation for a buck-boost voltage/current source inverter,” *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 266–274, Jan. 2014.



Abbas Dehghani Kiadehi was born in Iran, in 1988. He received the M.Sc. degree in electrical engineering from the Amirkabir University of Technology (Tehran polytechnic), Tehran, Iran, in 2013. He is currently working toward the Ph.D. degree in power electronics at the Polytech Clermont-Ferrand, "Institut Pascal," Clermont-Ferrand, France.

Since 2014, the Accelerating Technology Transfer Company (Société d'accélération de transfert de technologies Grand Centre) has been supporting financially his current research to be introduced in Hybrid/Electric vehicles, which resulted in two patents registered in Oct. 2014 and Jan. 2015. His research interests include power electronics converters, PWM methods and their applications for Hybrid/Electric vehicles, HVDC, grid-connected renewable energy systems, distributed generation systems, and motor drives.



Khalil El Khamlichi Drissi (M'99) received the Engineering Diploma, M.Sc., and Ph.D. degrees in electrical engineering from Ecole Centrale de Lille, Lille, France and the University of Lille, Villeneuve-d'Ascq, France, in 1987 and 1990, respectively, and the Habilitation in electronics, the highest qualification in France; from the Doctoral School "Sciences Pour l'Ingénieur," Blaise Pascal University, Clermont-Ferrand, France, in 2001.

He became a Vice President of Research Transfer, UBP Chancellor Board in April 2012. Currently, he is

Professor at the Department of Electrical Engineering, where he was the Dean in the period from 2007 to 2011. He is also a Senior Researcher at "Institut Pascal" Laboratory and his research interests include EMC in power electronics and power systems, in particular; numerical modeling, EMI reduction, and converter control. He is project leader and responsible for several international projects related to EMC (FP7 Marie Curie, Cogito, PEPS, Toubkal, Integram, Cedre, etc. . .) and a partner within the Brain City Research Institute and within three COST projects (GPRadar, EMF-MED, ACCREDIT). He currently has an on-going collaboration with different companies (IFPEN, EDF, Orange Lab and Landis + Gyr). He has authored or coauthored more than 150 scientific papers published in peer review journals and presented at international conferences.

Dr. Drissi has been a Member of different scientific societies and the President of the SEE Auvergne since July 2002 (Society of Electricity, Communication, Electronics and Information Technologies) and Senior Member from December 2, 2003. He is a Member of the EEA and has been a Chairperson and Member of scientific committees at international conferences.



Christophe Pasquier was born in France, in 1972. He received the M.Sc. and Ph.D. degree all in electrical engineering from the University of Nantes, Nantes, France, in 1996 and 2000, respectively.

From 2000 to 2004, he was with GE44 team at University of Nantes. Since 2004, he has been an Associate Professor in the Department of Electrical Engineering, Polytech Clermont-Ferrand, Blaise Pascal University, Clermont-Ferrand, France. He is currently a Researcher with "Institut Pascal" Laboratory, where his research interests include electromagnetic compatibility, power electronics, and motor drives.

Dr. Pasquier is a Member of the Society of Electricity, Communication, Electronics and Information Technologies, Auvergne, France.