

A Three-State Switching Boost Converter Mixed With Magnetic Coupling and Voltage Multiplier Techniques for High Gain Conversion

Xuefeng Hu, Guorui Dai, Lin Wang, and Chunying Gong, *Member, IEEE*

Abstract— An asymmetrical three-state switching boost converter, combining the benefits of magnetic coupling and voltage multiplier techniques, is presented in this paper. The derivation procedure for the proposed topology is depicted. The new converter can achieve a very high-voltage gain and a very low-voltage stress on the power devices without high turn ratio and extreme duty cycles. Thus, the low-voltage-rated MOSFETs with low resistance $r_{DS(ON)}$ can be selected to reduce the switching losses and cost. Moreover, the usage of voltage multiplier technique not only raises the voltage gain but also offers lossless passive clamp performance, so the voltage spikes across the main switches are alleviated and the leakage-inductor energy of the coupled inductors can be recycled. In addition, the interleaved structure is employed in the input side, which not only reduces the current stress through each power switch, but also constrains the input current ripple. In addition, the reverse-recovery problem of the diodes is alleviated, and the efficiency can be further improved. The operating principles and the steady-state analysis of the presented converter are discussed in detail. Finally, a prototype circuit with 400-W nominal rating is implemented in the laboratory to verify the performance of the proposed converter.

Index Terms—Magnetic coupling, three-state switching, high-gain boost converter, voltage multiplier.

I. INTRODUCTION

THE high step-up voltage gain dc–dc converters are widely used as an interface between the available low-voltage sources and the output loads, which are operated at much higher voltage [1]–[10]. Examples of such applications include high-intensity discharge lamp for automotives, dc back-up energy systems for uninterruptible power supplies, fuel-cell energy-conversion systems, photovoltaic generation systems, telecom back-up facilities, electric vehicles, and fuel cell vehicles. In above industrial applications, the high step-up dc–dc converters

can be nonisolated but they should be operated at high efficiency, while taking high currents from low-voltage dc sources at their inputs. Generally, the classical boost is a popular choice for nonisolated applications because of a simple structure and a continuous input current. However, it will be operated at extreme duty cycle, and the rectifier diode must sustain a short pulse current with high amplitude when an extreme high-voltage gain is required. This leads to severe reverse recovery and the electromagnetic interference (EMI) problems. Moreover, the boost switch has to block a high-output voltage, and hence, the ON-state resistance $r_{DS(ON)}$, which varies almost proportionally with the square of blocking voltage, will be very high so that low-voltage-rated MOSFETs may not be adopted. For those reasons, it is hard for a basic boost converter to achieve both high voltage conversion ratio and high efficiency at the same time.

Some single-switch high step-up boost converters were recently presented in many literatures [11], [12]. Use of cascade of converters is a feasible method for getting a desired voltage gain. In addition, previous single-switch converters with high gain also include quadratic boost type [13], voltage-lift type [14], switched-capacitor or switched-inductor type [15], and diode–capacitor voltage-multiplier type [16]. Although these converters can achieve higher voltage gain than the basic boost converter, the voltage gain of the converters is determined only by the duty cycle of the active switch. Thus, these converters must cascade more power stages to obtain higher voltage gain, which will result in the complex circuit and low efficiency. Many converters have been developed to achieve a high step-up voltage ratio without using an extreme duty cycle by using tapped inductor or coupled inductor [17]–[27]. However, the leakage-inductor energy of the coupled inductor may cause higher voltage stress on an active switch. For this reason, the converters with an active-clamp circuit have also been researched [22], [23], in which the cost and the circuit complexity are increased. The boost-flyback converters using the coupled inductor and output stacking techniques are proposed [24], which presents low-voltage stress across the switch, and the leakage-inductor energy of the coupled inductor is recycled to the output, but it must be noted that the single active switch will suffer high-current stress during the switch-on period for high step-up applications for the aforementioned converters, which is nontrivial to get higher power. Therefore, it is a major challenge to operate a single-switch boost converter at high efficiency for high step-up voltage gain.

As a prominent solution for high input current applications, some interleaved boost converters based on the three-state

Manuscript received May 5, 2014; revised May 17, 2015; accepted June 23, 2015. Date of publication July 8, 2015; date of current version November 30, 2015. This work was supported by the Anhui Provincial Natural Science Foundation (1408085ME80), the Natural Science Foundation of Anhui Education Committee (KJ2012A048), and the National Natural Science Foundation (51577002). Recommended for publication by Associate Editor T.-F. Wu.

X. Hu, G. Dai, and L. Wang are with the Anhui Key Laboratory of Power Electronics and Motion Control Technology, College of Electrical and Electronic Engineering, Anhui University of Technology, Ma'anshan 243002, China, and also with the Jiangsu Key Laboratory of New Energy Generation Power Conversion, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: hxu-123@163.com; 1152208976@qq.com; lwang_ehe@126.com).

C. Gong is with the Jiangsu Key Laboratory of New Energy Generation Power Conversion, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: zjningcy@nuaa.edu.cn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2453634




Fig. 1. Procedure to obtain the proposed converter mixed with magnetic coupling and voltage multiplier. (a) Conventional interleaved boost converter. (b) Interleaved boost converter integrating switched capacitors. (c) Circuit configuration of the proposed converter. (d) Equivalent circuit of the proposed converter.

switching cell (3SSC) have been proposed [28]–[41]. It has been demonstrated that the interleaved technique based on 3SSC can provide the advantages of partially input current ripple cancellation, doubling the switching frequency, and reducing the passive component size [29]. However, the voltage gain of a conventional interleaved boost is the same as the classical boost converter, and the voltage stress of the switches is still equivalent to the output voltage. To improve the voltage gain, several three-state switching high step-up boost converters have been presented by using voltage multiplier cells of diodes and capacitors [29], [30] whose advantages are: the input current is continuous with low ripple; the voltage stress across the switches is limited to half of the output voltage for the configuration with just one multiplier stage, and naturally clamped by one output filter capacitor. As possible drawbacks, more diodes and capacitors are needed for higher voltage gain, which leads to complex circuit and high cost. Another interleaved high step-up converters with transformers or coupled inductors are proposed [31]–[37], which can get a considerably high-voltage conversion ratio by increasing the number of turns ratio. A family of interleaved high step-up boost converters with winding-cross-coupled inductors is presented [38], where a modified-coupled inductor with three windings and its third winding inserted into

another phase is proposed [39], [40], achieving good performance. Unfortunately, it is difficult to design the coupled inductor including three windings for the industrial manufacture. Also, once the current-flowing path of the leakage inductor is cut and the energy of leakage inductor cannot be released to output totally, some energy may dissipation on switch. Thus, the active-clamp circuit for coupled-inductor converter is used, which can recycle the energy of leakage, but the cost increases due to the extra power switch and high-side driver.

This paper presents a novel high step-up interleaved-input boost converter mixed with magnetic coupling and voltage multiplier techniques based on three-state switching. The derivation procedure for the proposed topology is shown in Fig. 1. To achieve low input current ripples, an interleaved boost can be used among many transformer-less converters in high power application as shown in Fig. 1(a). Fig. 1(b) is the derived topology, which integrates switched capacitors into the conventional interleaved boost converter. Then, the double independent inductors in derived topology are separately replaced by the primary windings of coupled inductors, which are employed as energy storage and filtering as shown in Fig. 1(c). The secondary windings of two coupled inductors are connected in series for a voltage multiplier rectifier module, which is embedded into above converter.

The proposed converter inherits the merits of interleaved technique, switch-capacitor and coupled-inductor techniques, which is suitable for high-voltage gain and high power applications. The features of this converter are as follows: this converter can achieve very high-voltage gain without extreme duty cycles and high turn ratio. In other words, the turns ratio of the coupled inductor for the presented converter may be designed to be less than its competitions under the same voltage gain and duty ratio; the primary sides of two coupled inductor are used to share the input current by interleaved operation at the input, which reduces the current ripples, the size of magnetic core, and the switches conduction loss, because the diode-capacitor circuit not only raises the step-up voltage gain but also offers lossless passive clamp performance, the voltage spikes across the main switches are alleviated and the leakage-inductor energy of the coupled-inductors can be recycled; the voltage stresses on power devices are substantially lower than the output voltage. Thus, the switches with low voltage rating and low ON-state resistance R_{DS} (ON) are selected. The current falling rates of the diodes are controlled by the leakage inductance so that the diode reverse-recovery problem is alleviated.

II. TOPOLOGY AND OPERATION PRINCIPLE OF THE PRESENTED CONVERTER

The equivalent circuit of the proposed converter is shown in Fig. 1(d), in which each coupled inductor is modeled as a combination of a magnetizing inductor L_m , an ideal transformer, and a leakage inductance L_k (it can be taken as in series to the primary winding), respectively. Moreover, the current through magnetizing inductor L_m is continuous. The coupling references of the inductors are denoted by the marks “*” and “•”. The duty cycles of the active switches during steady operation are interleaved with 180° phase shift and greater than 0.5. That is to say, the two switches can only be in one of the three states (S_1 : ON, S_2 : ON; S_1 : ON, S_2 : OFF; S_1 : OFF, S_2 : ON), whose main objective is to obtain high-voltage gain and such characteristic is achieved when the duty cycle is greater than 0.5, hence the steady-state analysis is made only for this case. It is important to point out that the proposed converter cannot obtain high-voltage gain for duty cycle lower than 0.5. The theoretical waveforms in one switching period contain eight stages, which are plotted in Fig. 2. The corresponding topological circuits for each operating stages will be described briefly as follows.

Stage I [t_0, t_1]: In this transition interval, the corresponding equivalent circuit is shown in Fig. 3. At $t = t_0$, the switches S_1 begins to turn ON and S_2 remains conducting. The diodes D_1, D_2 , and D_3 are still turned OFF, and only D_0 is still turned ON. The dc-source V_{in} delivers its energy to the leakage inductor L_{k1} , so the current through leakage inductor L_{k1} increases rapidly. However, the magnetizing inductor L_{m1} keeps on transferring its energy to the output terminal through diode D_0 , the current through series second sides of coupled inductors decreases linearly. Thus, the current through leakage inductor L_{k2}




Fig. 2. Key theoretical waveforms.

decreases linearly

$$i_{D_0}(t) \approx I_{D_0}(t_0) - \frac{V_O - V_{C3} - V_{C2}}{N^2(L_{k1} + L_{k2})}(t - t_0). \quad (1)$$

Stage II [t_1, t_2]: In this stage, the current-flow path is shown in Fig. 4. Both of the switches S_1 and S_2 remain conducting, and all of the diodes are turned OFF. Magnetizing inductors L_{m1} and L_{m2} and leakage inductors L_{k1} and L_{k2} are charged by the




Fig. 3. Stage I.




Fig. 4. Stage II.

input dc source, the currents through them increase linearly

$$i_{Lk1}(t) \approx I_{Lm1}(t_1) + \frac{V_{in}}{(L_{m1} + L_{k1})}(t - t_1) \quad (2)$$

$$i_{Lk2}(t) \approx I_{Lm2}(t_1) + \frac{V_{in}}{(L_{m2} + L_{k2})}(t - t_1). \quad (3)$$

Stage III [t_2, t_3]: During this time interval, the switch S_2 is turned OFF, and the switch S_1 is still conducting. The diodes D_1 and D_o are turned OFF, and D_2, D_3 are turned ON. The current-flow path is shown in Fig. 5. Magnetizing inductors L_{m1} and leakage inductors L_{k1} are charged by the input dc source, and the currents through them increase linearly. The magnetizing inductor L_{m2} still transferring its energy through the secondary side to charge the capacitor C_3 , but the energy is decreasing. The energy that leakage inductor i_{Lk2} has stored is recycled to the capacitor C_2 through D_2 and S_1 . At the same time, the capacitor




Fig. 5. Stage III.




Fig. 6. Stage IV.

C_1 also releases energy to the capacitor C_2 . Once the leakage-inductor current i_{Lk2} equals magnetizing inductor current i_{Lm2} at $t = t_3$, this stage ends

$$i_{Lk1}(t) \approx I_{Lm1}(t_2) + \frac{N(V_{C2} - V_{C1}) - V_{C3}}{N(L_{k1} + L_{k2})}(t - t_2) \quad (4)$$

$$i_{Lk2}(t) \approx I_{Lm2}(t_2) - \frac{N(V_{C2} - V_{C1}) - V_{C3}}{N(L_{k1} + L_{k2})}(t - t_2) \quad (5)$$

$$i_{D3}(t) \approx \frac{(V_{C2} - V_{C1}) - V_{C3}/N}{N(L_{k1} + L_{k2})}(t - t_2). \quad (6)$$

Stage IV [t_3, t_4]: In this stage, the switch S_1 remains conducting, and the switch S_2 is still OFF. The current-flow path is shown in Fig. 6. Since the total energy of the leakage inductance L_{k2} has been completely released to the capacitor C_2 , the diode D_2 is naturally turned OFF, and there is no reverse-recovery problem for the diode D_2 . Magnetizing inductance L_{m2} still transfers energy to the secondary side charging the capacitor C_3




Fig. 7. Stage V.




Fig. 8. Stage VI.

via diode D_3 , but the current and i_{C3} and i_{D3} are decreasing. The leakage-inductor current i_{Lk1} is declining and i_{Lk2} is equal to zero. The current of the switch S_1 is equal to the summation of the currents of the magnetizing inductances L_{m1} and L_{m2} .

Stage V [t_4, t_5]: At $t = t_4$, the switch S_2 is turned ON again, and S_1 remains conducting. Only diode D_3 is turned ON. The current-flow path is shown in Fig. 7. The current through L_{k2} increases linearly, and the current through L_{k1} increases linearly. The energy stored in magnetizing inductor L_{m2} still transfers to secondary side of the coupled inductor charging the capacitor C_3 . Once the i_{Lk2} is equal to i_{Lm2} , the stage ends

$$i_{D3} = i_{C3} \approx I_{D3}(t_4) - \frac{V_{C3}}{N^2(L_{m1} + L_{k2})}(t - t_4). \quad (7)$$

Stage VI [t_5, t_6]: During this stage, both of S_1 and S_2 remain conducting. All of the diodes are reversed biased as shown in Fig. 8. Magnetizing inductors L_{m1} and L_{m2} and leakage inductors L_{k1} and L_{k2} are charged by the input dc source, the currents through them increase linearly.




Fig. 9. Stage VII.

Stage VII [t_6, t_7]: At $t = t_6$, the switch S_1 is turned OFF, and S_2 is still conducting. The current-flow path is shown in Fig. 9. The energy stored in the leakage inductor L_{k1} is discharged to capacitor C_1 via D_1 . The leakage-inductor current i_{Lk1} is declining, and the current i_{Lk2} increases linearly. Meanwhile, the dc-source V_{in} is in series connected with N_{p1} , C_2 , N_{S1} , N_{S2} , and C_3 to transfer energy to the output terminal

$$i_{Lk1}(t) \approx I_{Lm1}(t_6) - \frac{(N+1)V_{C1} + V_{C2} + V_{C3} - V_O}{N(L_{k1} + L_{k2})}(t - t_6) \quad (8)$$

$$i_{Lk2}(t) \approx I_{Lm2}(t_6) + \frac{(N+1)V_{C1} + V_{C2} + V_{C3} - V_O}{N(L_{k1} + L_{k2})}(t - t_6) \quad (9)$$

$$i_{D0}(t) \approx \frac{(N+1)V_{C1} + V_{C2} + V_{C3} - V_O}{N^2(L_{k1} + L_{k2})}(t - t_6). \quad (10)$$

Stage VIII [t_7, t_0']: During this stage, both the switches S_1 and S_2 remain previous states and the diode D_1 automatically switches OFF. The current-flow path is shown in Fig. 10. The current through leakage inductor L_{k2} increases linearly, and the leakage-inductor current i_{Lk1} decreases linearly.

III. STEADY-STATE PERFORMANCE ANALYSIS OF THE PROPOSED CONVERTER

To simplify the circuit performance analysis of the proposed converter in CCM, the following conditions are assumed.

- 1) All of the power devices are ideal. That is to say, the on-state resistance $R_{DS(ON)}$ and all parasitic capacitors of the main switches are neglected, and the forward voltage drop of the diodes is ignored.
- 2) The coupling-coefficient k of each coupled inductor is defined as $L_m/(L_m + L_k)$. The turn ratio N of each coupled inductor is equal to N_S/N_P .
- 3) The parameters of two coupled inductors are considered to be the same, namely $L_{m1} = L_{m2} = L_m$, $L_{k1} = L_{k2}$




Fig. 10. Stage VIII.

$$= L_k, N_{S1}/N_{P1} = N_{S2}/N_{P2} = N, k_1 = L_{m1}/(L_{m1} + L_{k1}) = k_2 = L_{m2}/(L_{m2} + L_{k2}) = k.$$

- 4) Capacitors C_1 , C_2 , C_3 , and C_0 are large enough. Thus, the voltages across these capacitors are considered as constant in one switching period.

A. Voltage Gain Expression

If the transient characteristics of circuit are disregarded, each magnetizing inductance has two main states in one switching period. In one state, the magnetizing inductance is charged by the input source. In the other state, the magnetizing inductance is discharged. Since the time of modes I, IV, V, and VIII are significantly short, only modes II, III, VI, and VII are considered at CCM operation for the steady state. At stages II and VI, the following equations across magnetizing inductors can be written from Figs. 4 and 8

$$V_{L_{m1}}^{II} = V_{L_{m2}}^{II} = kV_{in} \quad (11)$$

$$V_{L_{m1}}^{VI} = V_{L_{m2}}^{VI} = kV_{in}. \quad (12)$$

During mode III, the following equations can be written:

$$V_{L_{m1}} = k \cdot V_{in} \quad (13)$$

$$V_{L_{m2}} = k \cdot (V_{in} - V_{C2} + V_{C1}) \quad (14)$$

$$V_{C3} = k \cdot N \cdot (V_{C2} - V_{C1}). \quad (15)$$

During the time duration of modes VII, the following voltage equations can be derived based on Fig. 9:

$$V_{L_{m1}} = k \cdot (V_{in} - V_{C1}) \quad (16)$$

$$V_{L_{m2}} = k \cdot V_{in} \quad (17)$$

$$V_O = V_{C1} + V_{C2} + V_{C3} + k \cdot N \cdot V_{C1}. \quad (18)$$

By applying the volt-second balance on the magnetizing inductor, the following equation is given:

$$\int_0^{\frac{(2D-1)T}{2}} (V_{L_{m1}}^{II} + V_{L_{m1}}^{VI}) dt + \int_0^{(1-D)T} (V_{L_{m1}}^{III} + V_{L_{m1}}^{VII}) dt = 0 \quad (19)$$

$$\int_0^{\frac{(2D-1)T}{2}} (V_{L_{m2}}^{II} + V_{L_{m2}}^{VI}) dt + \int_0^{(1-D)T} (V_{L_{m2}}^{III} + V_{L_{m2}}^{VII}) dt = 0. \quad (20)$$

From (19) and (20), the voltage across capacitors C_1 and C_2 can be derived:

$$V_{C1} = \frac{V_{in}}{1-D} \quad (21)$$

$$V_{C2} = \frac{2V_{in}}{1-D}. \quad (22)$$

Substituting (21) and (22) into (15) yields

$$V_{C3} = \frac{k \cdot N \cdot V_{in}}{1-D}. \quad (23)$$

Substituting (21)–(23) into (18), the voltage gain M is obtained as

$$M = \frac{V_O}{V_{in}} = \frac{3 + 2kN}{1-D}. \quad (24)$$

B. Voltage and Current Stress Analysis

According to the operating principle, the voltage and current stresses on power devices are discussed as follows. If the leakage inductance of coupled inductor and the voltage ripples on the capacitors are ignored, the voltage stresses on the main switches are expressed as

$$V_{DS1} = V_{DS2} = \frac{V_{in}}{1-D} = \frac{V_O}{3 + 2N}. \quad (25)$$

Also, the voltage stress of diodes D_1 – D_0 are given as

$$V_{D1} = V_{D2} = \frac{2V_{in}}{1-D} = \frac{2V_O}{3 + 2N} \quad (26)$$

$$V_{D3} = \frac{2N \cdot V_{in}}{1-D} = \frac{2N \cdot V_O}{3 + 2N} \quad (27)$$

$$V_{D0} = \frac{(1 + 2N)V_{in}}{1-D} = \frac{(1 + 2N)V_O}{3 + 2N}. \quad (28)$$

The relationship between the normalized voltage stresses on all the semiconductor components and the turns ratio N is also illustrated in Fig. 11. It can be seen that the active switch voltage stress is only equal to 1/5 of the output voltage, and the voltage stresses on D_1 , D_2 are only equal to 2/5 of the output voltage when the turns ratio of the coupled inductors is 1. Moreover, their voltage stress will decrease rapidly with the increasing turns ratio. Although the voltage stresses on the diodes D_3 and D_0 increase when the turns ratio N increases, the voltage stresses on the diodes D_3 and D_0 are always lower than the output voltage.

The rms currents that flow through D_1 , D_2 , D_3 , and D_0 are calculated in

$$I_{D1_rms} = I_{D2_rms} = I_{D3_rms} = I_{D0_rms} \approx \frac{I_O}{\sqrt{1-D}}. \quad (29)$$




Fig. 11. Relationship between normalized voltage stresses and turns ratio.

According to the steady operating principle, the rms currents through the active switches can be approximated as

$$I_{S1_rms} \approx \frac{I_O}{\sqrt{D}(1-D)} \quad (30)$$

$$I_{S2_rms} \approx \frac{(3-D)I_O}{\sqrt{D}(1-D)}. \quad (31)$$

The rms value of the current through capacitors C_1 , C_2 , and C_3 can be estimated as

$$I_{C1} = I_{C2} = I_{C3} \approx \frac{I_O}{(1-D)^2}. \quad (32)$$

The input current ripple is found be

$$\Delta I_{in} \approx \frac{D(1-D)V_O}{f_s(3+2N)(L_m+L_k)}. \quad (33)$$

C. Limitation of Duty Cycle and Turns Ratio

In the proposed converter, the duty cycles of the power switches are interleaved with 180° phase shift, and the duty cycles are greater than 0.5. That is to say, the two switches can only be in one of three states (S_1 : ON, S_2 : ON; S_1 : ON, S_2 : OFF; S_1 : OFF, S_2 : ON), which ensures the normal transmission of energy from the coupled inductor's primary side to the secondary one. Therefore, the limitation of the turns ratio is given by

$$N \leq \frac{1}{4} \frac{V_O}{V_{in}} - \frac{3}{2}. \quad (34)$$

D. Key Performance Comparison

In order to demonstrate the performance of the proposed converter, Table I shows the number of key components, the voltage gain, and the normalized voltages stress of semiconductor devices of the proposed converter and other similar converters. These converters can be as a candidate for high step-up and high power conversion applications.

From Table I, one can see that the presented converter has the highest voltage gain and the lowest voltage stress on the active switches compared with the other converter. Moreover, the quantities of diodes and the secondary side windings used

 TABLE I
PERFORMANCE COMPARISON OF SIMILAR PROTOTYPES

Similar prototypes with high voltage gain	Converter [40]	Converter [39]	The proposed converter
Quantities of switches	2	Two	2
Quantities of diodes	6	6	4
Quantities of cores	2	2	2
Quantities of secondary side windings	1	2	1
Quantities of capacitors	5	5	4
Voltage gain	$(2N+2)/(1-D)$	$(2N+2)/(1-D)$	$(2N+3)/(1-D)$
Voltage stress on active switches	$V_O/(2N+2)$	$V_O/(2N+2)$	$V_O/(2N+3)$
The maximum voltage stress on diodes	$NV_O/(N+1)$	$(2N+1)V_O/(2N+2)$	$(2N+1)V_O/(2N+3)$
duty-ratio (D) limited	$D \geq 0.5$	$D \geq 0.5$	$D \geq 0.5$

 TABLE II
UTILIZED COMPONENTS AND PARAMETERS OF PROTOTYPE

Components	Parameters
Input voltage V_{in}	16–22 V
Output voltage V_o	200 V
Maximum output power P	400 W
Switching frequency f_s	50 kHz
Turns ratio N_s/N_p	1:1
Magnetizing inductor L_{m1}, L_{m2}	55 μ H
Leakage inductor L_{k1}, L_{k2}	1.65 μ H
Power switches S_1, S_2	FDP2532
Diodes D_1, D_2 , and D_3	MUR2020
Diode D_0	MUR2040
Capacitors C_1 and C_2	10 μ F/100 V
Capacitor C_3	22 μ F/100 V
Capacitor C_O	470 μ F/200 V

in the proposed converter are least as the converter introduced in [34], which will help to improve the reliability and reduce the cost.

IV. DESIGN CONSIDERATIONS

A. Coupled-Inductor Design

Since the turns ratio determines the voltage gain and voltage stress on the semiconductor devices, it is one of the key parameters for the presented converter. To be clear, the proposed converter can work under different turns ratio for the double coupled inductors, but increase the complexity of circuit analysis and design. Moreover, large turns ratio difference may cause the raise of input current ripple. So the turns ratio of the coupled inductors will be designed as same as possible in this paper. Usually, the duty cycle should be less than 0.8 to reduce the conduction loss of the switches. If the voltage gain and switch duty cycle are selected, the turns ratio of the coupled inductor can be calculated by

$$N = \frac{1}{2}[M \cdot (1-D) - 3]. \quad (35)$$




Fig. 12. Simple digital control strategy for the proposed converter based on DSP.

According to Fig. 11, the voltage gain will be less affected by the leakage inductance of the coupled inductors. Fortunately, the leakage inductance can be used to limit the diode current falling rate and alleviate the diode reverse-recovery problem. Therefore, a compromise should be made to optimize the performance of the converter. Moreover, considering the input current ripples, the leakage inductance of the coupled inductors should be designed as symmetrical as possible. The relationship of the leakage inductance, the diode current falling rate, and the turns ratio is expressed by

$$\frac{di_{D3}}{dt} = \frac{di_{D0}}{dt} \approx \frac{V_{C3}}{N^2(L_{k1} + L_{k2})}. \quad (36)$$

B. Active Switches and Diodes Selection

The voltage rating of the power components have been derived from (25)–(28). In practice, voltage spike may be produced

during switch transition process because of the effect of parasitic parameters in the layout circuit. Therefore, regarding the margin of safety, the voltage rating of the selected power devices will usually be more than 150% of the calculated value.

C. Considerations of Capacitor Design

The capacitors C_1 , C_2 , and C_3 play the roles of buffering energy, clamping the voltage stress on the power devices, and improving voltage gain. Calculating the minimum capacitance of the switched capacitors depends on the maximum transferring power, the capacitor's voltage, and the switching frequency [42]. The voltage of C_1 , C_2 , and C_3 can be obtained by (21)–(23), respectively. The estimated capacitances are

$$C_1 \geq \frac{2P_{O_max}}{V_{C1}^2 f_s}, \quad C_2 \geq \frac{2P_{O_max}}{V_{C2}^2 f_s}, \quad C_3 \geq \frac{2P_{O_max}}{V_{C3}^2 f_s}. \quad (37)$$




Fig. 13. Key experimental waveforms.

Generally, the equivalent series resistor (ESR) of an aluminum electrolytic capacitor will be smaller as the capacitance increases. So the aluminum electrolytic capacitor is usually selected to be larger than the calculated value for reducing the power losses caused by the ESR, but the large capacitor is bulky volume and high cost. In practice, it is a favorable solution that parallel several capacitors are adopted to make the equivalent ESR minimum. In addition, the film capacitors could be used to improve the efficiency and minimize the capacitances, but the cost of film capacitors is higher.

V. EXPERIMENTAL VERIFICATIONS

In order to verify the operation and evaluate the performance of the proposed three-state switching boost converter, an

experimental prototype for the structure mixed with diode-capacitors and coupled inductors has been designed according to the previous guidelines and implemented in laboratory. The components used in the prototype are listed in Table II.

In control strategy, the proposed converter is controlled by the microchip TMS3202812DSP as shown in Fig. 12. This technique consists in sampling the output voltage and comparing it to a reference, which generates an error voltage. This error serves as a parameter to the compensator, providing the control voltage, which, after the modulation, provides pulse width modulation pulses for driving switches, with adjusted duty cycle for stabilizing output voltage on the desired level.

Fig. 13(a) presents the behavior of the input current and the currents through the primary-side leakage-inductor currents i_{LK1} and i_{LK2} of the dual coupled inductors, where it can be

seen that the currents through L_{k1} and L_{k2} are operated in interleaving. Consequently, the stresses regarding the active switches are reduced and the input current ripples are very low.

Fig. 13(b) shows the gate signals of S_1 and S_2 , current waveforms, and the voltage stresses passing through them. One can see that the active switches are turned ON from lower current, which reduces the switching losses and the EMI noise. In addition, the voltage stresses V_{ds1} and V_{ds2} on the main switches are equal, which is one-fifth of the output voltage during the steady-state period about 40 V. Thus, low voltage ratings and low on-state resistance levels active switches can be selected for high conversion efficiency.

Fig. 13(c) displays that the voltage and current stresses on the diodes D_1 and D_2 . One can see that the voltage stresses of the diodes D_1 and D_2 are approximately 80 V, which are lower than the half of the output voltage in the steady-state period. Therefore, low-voltage-rated diodes with high performance can be adopted for the presented converter. Moreover, the diodes D_1 and D_2 are automatically turned OFF.

Fig. 13(d) illustrates that the voltage and current stresses on the diodes D_3 and D_0 . The voltage stress of the diodes D_3 is about 80 V, and the voltage stress of the diode D_0 is approximately 120 V, which are lower than the output voltage in the steady-state period. In addition, the currents through D_3 and D_0 at the instant of the turning OFF are reduced what favors the turning OFF behavior, which agree with the operating principle and the steady-state analysis.

Fig. 13(e) shows the experimental results of voltage on all capacitor to illustrate the theoretical analysis. The V_{C1} equal to the output voltage of the conventional boost converter, and the V_{C3} is nearly equal to V_{C1} because the turns ratio N is set 1. The V_{C2} is about twice of V_{C1} , which is agreement with theoretical analysis. Fig. 13(f) shows the dynamic response due to the step load variation between 200 and 400 W, and the output voltage is maintained at 200 V.

VI. CONCLUSION

In this paper, a three-state switching boost converter with high-voltage gain has been successfully developed, which is mixed with magnetic coupling and voltage multiplier techniques, and suitable for low input-voltage and high step-up power conversion applications. Moreover, the generation methodology for the proposed topology is described. The key theoretical waveforms, steady-state operational principle, and the main circuit performance are clearly analyzed and verified, exploring the advantages of the proposed converter. The proposed converter can achieve a very high-voltage gain and avoid operating at extreme duty cycle and high turn ratio for the combining the benefits of magnetic coupling and switch capacitor. Also, the voltage stresses of the main switches are very low, which are one-fifth of the output voltage under $N = 1$. Thus, the low-voltage-rated MOSFETs with low resistance $r_{DS}(ON)$ can be selected to reduce the switching losses and cost. Moreover, the interleaved PWM operation reduces the current through each switch and restrains the input current ripples effectively. In addition, the current falling rates of the diodes are controlled by the leakage inductance so that the diode reverse-recovery problem

is alleviated, and the leakage-inductor energy can be recycled to the output through capacitors C_1 and C_2 ; meanwhile, there will be no overshoot current of capacitors C_1 and C_2 for the existence of leakage inductor. Therefore, the proposed converter is promising for high step-up applications. Still, the disadvantage of this topology is that the duty cycle of each switch shall be not less than 0.5 under the interleaved control with 180° phase shift, in order to ensure the normal energy transmission.

REFERENCES

- [1] C. Cecati, F. Ciancetta, and P. Siano, "A multilevel inverter for photovoltaic systems with fuzzy logic control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010.
- [2] C. L. Chen, Y. Wang, J. S. Lai, Y. S. Lee, and D. Martin, "Design of parallel inverters for smooth mode transfer microgrid applications," *IEEE Trans. Power Electron.*, vol. 25, no. 1, pp. 6–15, Jan. 2010.
- [3] L. Yan and B. Lehman, "An integrated magnetic isolated two-inductor boost converter: Analysis, design and experimentation," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 332–342, Mar. 2005.
- [4] Y. Xiong, X. Cheng, Z. J. Shen, C. Mi, H. Wu, and V. K. Garg, "Prognostic and warning system for power-electronic modules in electric, hybrid electric, and fuel-cell vehicles," *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2268–2276, Jun. 2008.
- [5] Z. Amjadi and S. S. Williamson, "Power-electronics-based solutions for plug-in hybrid electric vehicle energy storage and management systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 2, pp. 608–616, Feb. 2010.
- [6] F. Boico, B. Lehman, and K. Shujaee, "Solar battery chargers for NiMH batteries," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1600–1609, Sep. 2007.
- [7] A. Reatti, "Low-cost high power-density electronic ballast for automotive HID lamp," *IEEE Trans. Power Electron.*, vol. 15, no. 2, pp. 361–368, Mar. 2000.
- [8] A. I. Bratcu, I. Munteanu, S. Bacha, D. Picault, and B. Raison, "Cascaded DC-DC converter photovoltaic systems: Power optimization issues," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 403–411, Feb. 2011.
- [9] Q. Zhao and F. C. Lee, "High-efficiency, high step-up dc-dc converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65–73, Jan. 2003.
- [10] J.-Y. Lee and S.-N. Hwang, "Non-isolated high-gain boost converter using voltage-stacking cell," *Electron. Lett.*, vol. 44, no. 10, pp. 644–645, May 2008.
- [11] S. Chen, T. Liang, L. Yang, and J. Chen, "A cascaded high step-up dc-dc converter with single switch for microsource applications," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1146–1153, Apr. 2011.
- [12] S. Vighetti, J. Ferrieux, and Y. Lembeye, "Optimization and design of a cascaded DC/DC converter devoted to grid-connected Photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 2018–2027, Apr. 2012.
- [13] J. Leyva-Ramos, M. G. Ortiz-Lopez, L. H. Diaz-Saldierna, and J. A. Morales-Saldan. "Switching regulator using a quadratic boost converter for wide DC conversion ratios," *IET Power Electron.*, vol. 2, no. 5, pp. 605–613, Oct. 2009.
- [14] F. L. Luo and H. Ye, "Positive output super-lift converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 105–113, Jan. 2003.
- [15] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid dc-dc PWM converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [16] M. Prudente, L. L. Pfischer, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
- [17] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "Novel high step-up DC-DC converter with coupled-inductor and switched-capacitor techniques for a sustainable energy system," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3481–3490, Dec. 2011.
- [18] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "Novel high step-up DC-DC converter for distributed generation system," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1473–1482, Apr. 2013.
- [19] K. I. Hwu and Y. T. Yau, "High step-up converter based on coupling inductor and bootstrap capacitors with active clamping," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2655–2660, Jun. 2014.


- [20] K. C. Tseng, J. T. Lin, and C. C. Huang, "High step-up converter with three-winding coupled inductor for fuel cell energy source applications," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 574–581, Feb. 2015.
- [21] D. A. Grant, Y. Darroman, and J. Suter, "Synthesis of tapped-inductor switched-mode converters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1964–1969, Sep. 2007.
- [22] R. J. Wai, C. Y. Lin, R. Y. Duan, and Y. R. Chang, "High-efficiency DC–DC converter with high voltage gain and reduced switch stress," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 354–364, Feb. 2007.
- [23] T. F. Wu, Y. S. Lai, J. C. Hung, and Y. M. Chen, "Boost converter with coupled inductors and buck-boost type of active clamp," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 154–162, Jan. 2008.
- [24] K. I. Hwu and Y. T. Yau, "High step-up converter based on coupling inductor and bootstrap capacitors with active clamping," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2655–2660, Jun. 2014.
- [25] T. J. Liang and K. C. Tseng, "Analysis of integrated boost-flyback step up converter," *IEE Proc. Electr. Power Appl.*, vol. 152, no. 2, pp. 217–225, Mar. 2005.
- [26] L.-S. Yang T.-J. Liang, H.-C. Lee, and J.-F. Chen, "Novel high step-up DC–DC converter with coupled-inductor and voltage-doubler circuits," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4196–4206, Sep. 2011.
- [27] R. J. Wai, C. Y. Lin, C. Y. Lin, R. Y. Duan, and Y. R. Chang, "High efficiency power conversion system for kilowatt-level stand-alone generation unit with low input voltage," *IEEE Trans. Ind. Electron.*, vol. 55, no. 10, pp. 3702–3714, Oct. 2008.
- [28] S. K. Changchien, T. J. Liang, J. F. Chen, and L. S. Yang, "Novel high step up dc-dc converter for fuel cell energy conversion system," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 2007–2017, Jun. 2010.
- [29] G. V. T. Bascope and I. Barbi, "Generation of a family of non-isolated DC-DC PWM converters using new three-state switching cells," in *Proc. IEEE 31st Annu. Power Electron. Spec. Conf.*, 2000, vol. 2, pp. 858–863.
- [30] Y. Janeth, A. Alcazar, D. S. Oliveira, Jr., F. L. Tofoli, and R. P. Torrico-Bascope, "DC-DC non-isolated boost converter based on the three-state switching cell and voltage multiplier cells," *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4438–4449, Oct. 2013.
- [31] R. Gules, L. L. Pfitscher, and L. C. Franco, "An interleaved boost DC-DC converter with large conversion ratio," in *Proc. IEEE Int. Symp.*, 2003, pp. 411–416.
- [32] G. V. T. Bascope, R. P. T. Bascope, D. S. Oliveira, Jr., S. A. Vasconcelos, F. L. M. Antunes, and C. G. C. Branco, "A high step-up DC-DC converter based on three-state switching cell," in *Proc. IEEE Int. Symp. Ind. Electron.*, 2006, pp. 998–1003.
- [33] G. A. L. Henn, R. N. A. L. Silva, P. P. Praca, L. H. S. C. Barreto, and D. S. Oa, Jr., "Interleaved-boost converter with high voltage gain," *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2753–2761, Nov. 2010.
- [34] L. H. S. C. Barreto, P. Peixoto Praca, D. S. Oliveira, Jr., and R. N. A. L. Silva, "High-voltage gain boost converter based on three-state commutation cell for battery charging using PV panels in a single conversion stage," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 150–158, Jan. 2014.
- [35] C. M. Lai, C. T. Pan, and M. C. Cheng, "High-efficiency modular high step-up interleaved boost converter for DC-microgrid applications," *IEEE Trans. Ind. Appl.*, vol. 48, no. 1, pp. 161–171, Jan./Feb. 2012.
- [36] S. V. Araujo, R. P. Torrico-Bascope, and G. V. Torrico-Bascope, "Highly efficient high step-up converter for fuel-cell power processing based on three-state commutation cell," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 1987–1997, Jun. 2010.
- [37] B. R. Lin and C. H. Chao, "Analysis of an interleaved three-level ZVS converter with series-connected transformers," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3088–3099, Jul. 2013.
- [38] W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2397–2408, Sep. 2010.
- [39] W. Li and X. He, "A family of interleaved DC/DC converters deduced from a basic cell with winding-cross-coupled inductors (WCCIs) for high step-up or step-down conversions," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 1791–1801, Jun. 2008.

- [40] W. Li, Y. Zhao, J. Wu, and X. He, "Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 133–143, Jan. 2012.
- [41] K.-C. Tseng and C.-C. Huan, "High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1311–1319, Jan. 2014.
- [42] S.-M. Chen, T.-J. Liang, L.-S. Yang, and J.-F. Chen, "A boost converter with capacitor multiplier and coupled inductor for AC module applications," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1503–1511, Apr. 2013.



Xuefeng Hu was born in Jiangsu, China, in 1973. He received the M.S. degree in electronic engineering from the China University of Mining and Technology, Beijing, China, in 2001, and the Ph.D. degree in electrical engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2014.

Since 2010, he has been an Associate Professor at the Anhui Key Laboratory of Power Electronics and Motion Control Technology, College of Electronic Engineering, Anhui University of Technology, Ma'anshan, China. He is the author or coauthor of more than 20 technical papers. His current research interests include renewable energy system, dc–dc power conversion, modeling and control of the converters, and distributed power system.



Guorui Dai was born in Anhui, China, in 1991. He received the B.S. degree in electrical engineering from the Anhui University of Technology, Ma'anshan, China, in 2013, where he is currently working toward the M.S. degree.

His current research interests include power electronics and solar and wind power generation.



Lin Wang was born in Anhui, China, in 1986. She received the M.S. degree in electronic engineering from the Anhui University of Technology, Ma'anshan, China, in 2015. She is working in Wentian College of Hohai University, Ma'anshan, China.

Her current research interests include power electronics and solar and wind power generation.



Chunying Gong (M'03) was born in Zhejiang, China, in 1965. She received the M.S. and Ph.D. degrees in electrical engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1990 and 1993, respectively.

From 1984 to 1987, she was an Electrical Assistant Engineer with Chendu Aircraft Design and Research Institute. In 1993, she joined the College of Automation Engineering, NUAA, as a Lecturer, where in 1996 and 2004, she became an Associate Professor and a Professor, respectively. She has published more than 80 technical papers in journals and conferences. Her research interests include dc/dc converters, static inverters, power electronic systems stability and power quality, renewable energy, and distributed generation.

Her current research interests include power electronics and solar and wind power generation.