

Letters

Novel High Step-Up DC–DC Converter With an Active Coupled-Inductor Network for a Sustainable Energy System

Hong-Chen Liu and Fei Li

Abstract—In this letter, a novel high step-up dc–dc converter with an active coupled-inductor network is presented for a sustainable energy system. The proposed converter contains two coupled inductors which can be integrated into one magnetic core and two switches. The primary sides of coupled inductors are charged in parallel by the input source, and both the coupled inductors are discharged in series with the input source to achieve the high step-up voltage gain with appropriate duty ratio, respectively. In addition, the passive lossless clamped circuit not only recycles leakage energies of the coupled inductor to improve efficiency but also alleviates large voltage spike to limit the voltage stresses of the main switches. The reverse-recovery problem of the output diode is also alleviated by the leakage inductor and the lower part count is needed; therefore, the power conversion efficiency can be further upgraded. This letter shows the key waveforms of the proposed converter and the detailed derivation of the steady-state operation principle. The voltage conversion ratio, the effect of the leakage inductance and the parasitic parameters on the voltage gain are discussed. The voltage stress and current stress on the power devices are illustrated and the comparisons between the proposed converter and other converters are given. Finally, a prototype circuit rated 200-W output power is implemented in the laboratory, and the experimental results show the satisfactory agreement with the theoretical analysis.

Index Terms—Active coupled-inductor network (ACLN), high step-up voltage gain dc–dc converter, low voltage stress.

I. INTRODUCTION

As generally recognized, the distributed PV generation systems based on the renewable energy sources have been a most promising candidate for the exhaustion of fossil fuel [1]–[3]. However, the PV source is the low-voltage source which cannot provide enough dc voltage for generating ac line voltage. Although the PV cells can connect in series to obtain the sufficient dc voltage, it is difficult to avoid the shadow effect and to obtain a constant dc voltage [4], [5]. Thus, the high step-up dc–dc converters with a large conversion ratio, high efficiency,

and small volume are dispensable as the dc link between the PV source and inverter [6].

In general, the boost converter is widely used in such applications. Theoretically, the boost converter can provide a high step-up voltage gain with an extremely high duty cycle. In practice, the voltage conversion ratio is limited below four or five by parasitic parameters effect dramatically [7]. Consequently, if the voltage conversion ratio is desired to be over five, the high step-up converter topologies are needed [8]–[19].

The isolated converter topologies like the flyback converter can achieve a high step-up voltage gain by adjusting the turns ratio of the transformer. However, the leakage inductor can cause the high voltage spike, and therefore, a high-voltage rated switch is needed [8]. Although the passive-clamped circuits and active-clamped circuits can be employed, the efficiency is degraded and the cost is increased [9].

In [10] and [11], the voltage lift technique is presented. High step-up voltage gain is achieved by the transferred energy from the intermediate capacitor, but the voltage and current stresses on the intermediate capacitor are serious. In [12] and [13], the high step-up voltage gain can be achieved by using the switched capacitor and switched inductor technique.

The problems in the conventional boost converter which works under the high step-up condition can be solved by introducing a coupled inductor [14], [15]. The voltage gain is extended and the voltage stress on the switch is reduced. Moreover, the cores can be integrated and the volume is reduced. However, the leakage inductance may cause the same problems as in isolated converters. Compared to the boost converter, an active network converter (ANC) has been proposed in [16], where the voltage stresses and current stresses of the switches are much lower, and the voltage conversion ratio is higher. However, there exists the switch voltage resonance due to the switches parameters inconsistency. Switched inductor ANC is proposed to extend the voltage gain, but the voltage conversion gain can only be controlled by duty cycle and the overall system volume is larger [17]. The ANC with the switched inductor and switched capacitor is proposed in [18], but the system volume is large and part count is increased greatly under the high voltage conversion gain. The ANC with coupled inductors is further proposed in [19], and the voltage gain is increased by adjusting turns ratio of the coupled inductor and the duty cycle, but the part count is still high.

This letter proposes a novel high efficiency high step-up voltage gain converter which combines an active coupled-inductor network (ACLN) and a traditional boost converter with a passive

Manuscript received April 2, 2015; revised April 23, 2015; accepted April 29, 2015. Date of publication May 5, 2015; date of current version August 21, 2015. This work was supported by the National Natural Science Foundation of China under Grant 51107016, the National Key Basic Research Program of China (973 Program) under Grant 2013CB035605, and the Postdoctoral Science-Research Developmental Foundation of Heilongjiang province under Grant LHB-Q12086.

The authors are with the School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin 150001, China (e-mail: fenmiao@hit.edu.cn; liyif1988@163.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2429651




Fig. 1. The active coupled-inductor network (ACLN).




Fig. 2. Proposed high step-up ACLN dc-dc boost converter. (a) ACLNC. (b) ACLNC with a passive lossless clamped circuit.

clamping circuit, called the ACLN converter (ACLNC). The proposed converter has the following advantages: high voltage conversion gain, small volume, low voltage stresses on switches, low diodes count, and low conduction losses on switches. The basic operating principle is first illustrated in detail, then the stresses expressions are deduced, and finally, some experimental results are provided to verify the effectiveness of the proposed converter.

II. PROPOSED HIGH STEP-UP CONVERTER

The proposed converter contains an ACLN which is shown in Fig. 1. The ACLN consists of two coupled inductors (L_{11} and L_{12} , L_{21} and L_{22}) which have the same inductance value and two same switches (S_1 and S_2) which share the same operation signal.

By combining the ACLN with the traditional boost converter, the ACLN dc-dc boost converter (ACLNC) is obtained, as shown in Fig. 2(a), in which the output voltage is greatly enhanced. The proposed high step-up converter is constructed by two coupled inductors made up of four windings L_{11} , L_{12} , L_{21} , and L_{22} , two switches S_1 and S_2 , one output diode D_o , and one output capacitor C_o .

The leakage inductance is inevitable in the proposed ACLNC, which results in high voltage spikes, large switching losses, and severe EMI problems. In general, the dissipated RCD circuit can be used for absorbing the leakage inductance, but the losses




Fig. 3. Some typical waveforms of the proposed ACLNC.

induced by the RCD circuit are significant and the efficiency is degraded. Therefore, passive lossless clamped circuits are applied here to recycle the leakage energy and to suppress the voltage spikes as shown in Fig. 2(b) [6].

III. BASIC OPERATING PRINCIPLE

Fig. 3 briefly illustrates the key waveforms of the proposed ACLNC. Only the operating principle in continuous-conduction mode (CCM) is discussed in this letter. The transient states in operating principle will not be discussed here because the parasitic resistance and the parasitic capacitance of the two active switches and diodes are neglected. Fig. 4(b)–(d) shows the equivalent circuits of the proposed ACLNC under the following assumptions:

- 1) The capacitors C_c and C_o are large enough so that the voltages on them are considered to be constant.
- 2) The switches and diodes are ideal. In order to clearly show the current flows, the ideal switches take the place of MOSFETs in ON state or OFF state, as shown in Fig. 4(a).
- 3) The equivalent circuit model of the coupled inductor includes two ideal coupled inductors L_{P_i} and L_{S_i} and two leakage inductors L_{k_i} ($i = 1, 2$).
- 4) To make the following derivation simple, define K as $L_{P_i} / (L_{P_i} + L_{k_i})$ and the turns ratio of L_{P1} to L_{S1} and L_{P2} to L_{S2} is $1 : N$ ($N > 1$). L_{P1} , L_{P2} and L_{S1} , L_{S2} share the same inductance, respectively.

A. CCM Operation

The three steady operating modes are described as follows.

- 1) *Mode I* [t_0, t_1]: During this time interval, the switches S_1 and S_2 are turned ON. Diodes D_c and D_o are reverse biased. The current-flow path is shown in Fig. 4(b). The primary sides of both coupled inductors are in parallel charged. The currents inductor $i_{L_{P1}}$ and $i_{L_{P2}}$ are increased linearly. Output capacitor C_o provides its energy to the load R . When the switches S_1 and S_2 are turned OFF at t_1 ,




Fig. 4. Equivalent circuits of the proposed ACLNC.

this operating mode ends. Thus, according to the KVL, the voltage equation across coupled inductors is expressed as follows:

$$V_L^I = 2(NK + 1)V_{in}. \quad (1)$$

where V_L represents the voltage on both the coupled inductors.

- 2) *Mode II* [t_1, t_2]: During this time interval, the switches S_1 and S_2 are turned OFF. Diodes D_c and D_o are forward biased. The leakage energy flows into the clamped capacitor C_c . Meanwhile, the dc source V_{in} and the energies stored in the coupled inductors are transferred to output capacitor C_o and the load R . This operating mode is ended when the charging current of clamped capacitor i_{C_c} is equal to zero, as shown in Fig. 4(c). The voltage across both coupled inductors can be expressed as

$$V_L^{II} = V_{in} - V_o. \quad (2)$$

- 3) *Mode III* [t_2, t_3]: During this time interval, the switches S_1 and S_2 remain OFF. Diodes D_c and D_o are still forward




Fig. 5. Effect of leakage inductance and turns ratio on voltage gain.

biased. The current-flow path is shown in Fig. 4(d). The clamped capacitor C_c is discharging. Concurrently, the dc source V_{in} and the energies stored in the coupled inductors are transferred to output capacitor C_o and the load R . This operating mode is ended when the switches S_1 and S_2 are turned ON at t_3 . The voltage across both coupled inductors can be written as

$$V_L^{III} = V_{in} - V_o. \quad (3)$$

IV. CIRCUIT PERFORMANCE ANALYSIS

A. Steady-State Analysis

By applying the volt-second balance principle on coupled inductors, the following equation is formed:

$$\int_{t_0}^{t_1} V_L^I dt + \int_{t_1}^{t_2} V_L^{II} dt + \int_{t_2}^{t_3} V_L^{III} dt = 0. \quad (4)$$

Substituting (1)–(3) into (4) and collecting terms, the voltage gain is obtained as

$$M_{CCM} = (D(2NK + 1) + 1)/(1 - D). \quad (5)$$

By employing the clamp circuits, the voltage strikes caused by the leakage inductance are suppressed and the energy stored in the leakage inductance is recycled to the load. Especially, the reverse-recovery problem of the diodes D_o is solved. However, the leakage inductance causes the duty ratio losses. The schematic of the voltage gain versus the duty ratio under various leakage inductance L_{k1} and various turns ratio of the coupled inductors is shown in Fig. 5. As the turns ratio increases, the voltage gain of this converter increases. On the contrary, as the leakage inductance increases, the voltage gain of this converter decreases. In order to further clearly show the effect of the leakage inductance, Table I shows the effect of the leakage inductance and the turns ratio on the voltage conversion gain when the converter operate under $D = 0.6$. Therefore, some consideration should be made when the leakage inductance is big during the design. When leakage inductance is zero, the ideal voltage gain can be written as

$$M_{CCM} = (D(2N+1) + 1)/(1 - D). \quad (6)$$

TABLE I
SPECIFIC EFFECT OF THE LEAKAGE INDUCTANCE AND THE TURNS
RATIO ON THE VOLTAGE GAIN

	N	1	2	3
k				
1	0.96	6.88	9.76	12.64
0.92	0.92	6.76	9.52	12.28

B. Voltage Stresses and Current Stresses on Power Devices

The voltage ripples on the capacitors and the leakage inductances are ignored to simplify the voltage stresses analysis on the components of the proposed converter. The voltage stresses of the main switch S_1 , S_2 and clamped capacitor C_c are given by

$$V_{S1} = V_{S2} = V_{C_c} = V_{in}/(1-D). \quad (7)$$

The voltage stresses on diodes D_o and D_c related to the turns ratio and the input voltage can be derived as

$$V_{D_o} = V_{in}(2N+1)/(1-D) \quad (8)$$

$$V_{D_c} = V_{in}/(1-D). \quad (9)$$

The on-state average currents of the output diode D_o and clamped diode D_c are calculated as

$$I_{D_o} = I_{D_c} = I_o/(1-D). \quad (10)$$

The root-mean-square (RMS) currents through the switches can be obtained by assuming the inductor current ripples of primary sides of coupled inductors as $\Delta i_L = K_L I_{L_{on}}$,

$$I_{S1-RMS} = I_{S2-RMS} = \frac{(1+N)\sqrt{D}}{1-D} \cdot \frac{P_o}{V_o} \sqrt{\frac{K_L^2}{12} + 1} \quad (11)$$

where P_o is the output power.

C. Comparison with Other Converters

Due to the dual-switch structure, the current ripple is minimized to reduce the conduction loss, the passive component size is reduced, and the power level is increased. In order to clearly demonstrate the circuit advantages of the proposed converter, a detailed comparison is made among the conventional boost converters, boost converter with switching coupled-inductor [Boost-SCL] in [20], ultralarge gain step-up switched-capacitor dc-dc converter with coupled inductor [USC-CL] in [21], a coupled inductor SEPIC converter [CL-SEPIC] in [22], passive clamp-mode coupled-inductor boost converters with coupled inductor [CM-Boost-CL] in [6], and the proposed ACLNC are highlighted in Table II.

Some specific variable symbols of all parasitic components are assumed as follows: V_D is the forward voltage drop of diodes; r_L is the ESR of inductors; r_{DS} is the on-state resistance of the switch; r_D represents the forward resistance of diode; and R represents the load. According to the previous work [23], [24], the theoretical dc gain and efficiency influenced by the parasitic parameters and duty cycle are also obtained in Table II.

Some variables in Table II are shown as follows:

$$A1 = 1 - V_D(1-D)/V_{in}$$

$$B1 = 1 - D(r_L + Dr_{DS} + (1-D)r_D)/((1-D)R)$$

$$A2 = ND+1 - V_D(1-D)/V_{in}$$

$$B2 = 1 - D + \frac{(N+1)r_L + r_D}{R} + \frac{D(N+1)^2(r_L + r_{DS})}{(1-D)R}$$

$$A3 = 1 + N(D+1) - 4V_D(1-D)/V_{in}$$

$$B3 = 1 - D + N(r_L + r_D)/2R + (Nr_L + r_D)(1+D)/DR + N(1+D+D^2)(r_L + r_{DS})/D^2(1-D)R$$

$$C3 = 1 + N(D+1), A4 = D(N+1) - V_D(1-D)/V_{in}$$

$$B4 = 1 - D + r_{DS}D(N+1)^2/(1-D)R + (N_L + r_D)/R + (1-2D+2D^2+DN^2-2D^3-2D^2N^2)r_L/(1-D)R,$$

$$C4 = D(N+1)$$

$$A5 = ND+1 - 2V_D(1-D)/V_{in}$$

$$B5 = 1 - D + \frac{(2r_D + r_L(N+1))}{R} + \frac{(r_L + r_{DS})D(N+1)^2}{(1-D)R}$$

$$A6 = D(2N+1) + 1 - 2V_D(1-D)/V_{in}$$

$$C6 = (2N+1)D + 1$$

$$B6 = 1 - D + \frac{2(r_L + Nr_L + r_D)}{R} + \frac{2D(N+1)^2(r_L + r_{DS})}{R(1-D)}.$$

Although the different voltage stresses and current stresses of the power switches make different models of power switch available in different converters, here we assume that all the parasitic parameters are same. In order to show how different output power influences the efficiency, some parameters are assumed as follows:

$$V_D = 1 \text{ V}, r_L = 0.05 \text{ } \Omega, r_{DS} = 0.085 \text{ } \Omega, r_D = 0.02 \text{ } \Omega,$$

$$V_{in} = 20 \text{ V}, V_o = 200 \text{ V}, N = 2.$$

Fig. 6 shows the calculated efficiency under different load. One can see that the efficiency of the boost converter and the CL-SEPIC converter is higher than the proposed converter in the case of light load, only the efficiency of the CL-SEPIC converter is higher than the proposed converter in the case of overloading. So, although the numbers of components in the proposed converter compared with the boost converter are increased, the efficiency cannot be degraded. On the contrary, because of decreasing voltage stress and current stress, it is easy to achieve decent efficiency in high step-up applications.

Fig. 7 calculates the voltage gain under different duty cycle. When the duty cycle is lower than about 0.65, only the voltage

TABLE II
PERFORMANCE COMPARISON AMONG DIFFERENT CONVERTERS

Topology	Boost	Boost-SCL	USC-CL	CL-SEPIC	CM-Boost-CL	ACLNC
Active switches	1	1	1	1	1	2
Diodes	1	2	4	2	2	2
Magnetic cores	1	1	1	2	1	1
Voltage gain	$\frac{1}{1-D}$	$\frac{1+ND}{1-D}$	$\frac{C3}{1-D}$	$\frac{(1+N)D}{1-D}$	$\frac{ND+1}{1-D}$	$\frac{C6}{1-D}$
Voltage stress of active switch	$\frac{V_{in}}{1-D}$	$V_{in} \frac{1+ND}{1-D}$	$\frac{V_{in}}{1-D}$	$V_{in} \frac{1+ND}{1-D}$	$\frac{V_{in}}{1-D}$	$\frac{V_{in}}{1-D}$
Current stress of active switch	$\frac{I_o}{1-D}$	$\frac{I_o(N+1)}{1-D}$	$\frac{I_o N(D+1)}{D(1-D)}$	$\frac{I_o(D+N)}{1-D}$	$\frac{I_o(N+1)}{1-D}$	$\frac{I_o(N+1)}{1-D}$
Voltage stress of output diode	$\frac{V_{in}}{1-D}$	$V_{in} \frac{1+ND}{1-D}$	$\frac{N V_{in}}{1-D}$	$V_{in} \frac{1+ND}{1-D}$	$\frac{N V_{in}}{1-D}$	$\frac{(1+2N)V_{in}}{1-D}$
Cost	small	medium	medium	medium	small	medium
Voltage gain with parasitic resistance	$\frac{A1}{B1}$	$\frac{A2}{B2}$	$\frac{A3}{B3}$	$\frac{A4}{B4}$	$\frac{A5}{B5}$	$\frac{A6}{B6}$
Efficiency with parasitic resistance	$\frac{A1(1-D)}{B1}$	$\frac{A2(1-D)}{B2(1+ND)}$	$\frac{A3(1-D)}{B3C3}$	$\frac{A4(1-D)}{B4C4}$	$\frac{A5(1-D)}{B5(ND+1)}$	$\frac{A6(1-D)}{B6C6}$




Fig. 6. Efficiency curves of different converters which is influenced by parasitic parameters and duty cycle under different output power.




Fig. 7. Comparison of the voltage gain among different converters (solid line: ideal voltage gain, dashed line: voltage gain influenced by parasitic parameters).

TABLE III
SYSTEM SPECIFICATIONS OF THE PROPOSED CONVERTER

System parameters	Specifications
Input voltage V_{in}	20 V
Output voltage V_o	200 V
Rated power P_o	200 W
Switching frequency f_s	50 kHz

TABLE IV
SYSTEM SPECIFICATIONS OF THE PROPOSED CONVERTER

Components	Specifications
Switches S_1, S_2	IRFP250
Diodes D_o, D_c	VS-EPU6006-N3
Output capacitor C_o	470 μ F/450 V
Clamped capacitor C_c	22 μ F/100 V
Coupled inductors	Core-NPS306060
	$N_P : N_S = 1 : 2$
	$L_{P1} = 232 \mu$ H, $L_{S1} = 942 \mu$ H
	$L_{P2} = 212 \mu$ H, $L_{S2} = 922 \mu$ H

gain of USC-CL is higher than the gain of the proposed converter. When the duty cycle is lower than about 0.55, the parasitic parameters have little impact on the voltage gain of the converters, except USC-CL converter. As the duty cycle increases, the ideal voltage gain of the proposed converter is beyond the ideal voltage gain of the USC-CL converter. Meanwhile, parasitic parameters make the practical voltage gain lower than the ideal voltage gain in all converters. But, the practical voltage gain of the proposed converter is still higher than the practical voltage gain of other converters, except USC-CL converter.

Compared with the boost converter, both the ideal voltage gain and the practical voltage gain of the ACLNC are higher. Also, the voltage stresses and the current stresses of the switches in the ACLNC are dramatically reduced. Although the numbers of part in the ACLNC are more than those of the boost converter, the efficiency of the ACLNC is superior to the boost converter.




Fig. 8. Experimental waveforms of the proposed ACLNC with passive lossless clamping.

Compared with the Boost-SCL, both the ideal voltage gain and the practical voltage gain of the ACLNC are higher. The voltage stresses of the switches in the ACLNC are reduced, the low on-resistance switch can be used. Meanwhile, the current stresses of the main switches are also reduced. Therefore,




Fig. 9. Efficiency under different output power.

although the ACLNC contains two MOSFETS, the efficiency can be effectively upgraded.

Compared with the USC-CL, when the duty cycle is smaller, the voltage gain of the USC-CL is higher; and when the duty cycle is larger, the voltage gain of the ACLNC is higher. Although the ACLNC contains two active switches, the numbers of diodes in the ACLNC are lower. In addition, the current stress of the switch in the ACLNC is also reduced, especially the inrush current of the capacitor is avoided in the ACLNC. Therefore, the efficiency of the ACLNC is higher than that of the USC-CL.

Compared with the CL-SEPIC, the voltage gain of the ACLNC is higher. The voltage stresses and the current stresses of the switches in the ACLNC are reduced. Therefore, the low on-resistance switch can be used. It is helpful to upgrade the efficiency. In addition, the numbers of the magnetic core in the ACLNC are lower than that of the CL-SEPIC. In summary, the cost in the ACLNC is lower than that of the CL-SEPIC.

Compared with the CM-Boost-CL, the voltage gain of the ACLNC is also higher. This causes the voltage stresses and the current stresses of the switches lower in the ACLNC. Therefore, although the two switches are used in the ACLNC, the efficiency in the ACLNC is higher.

V. EXPERIMENTAL RESULTS

Before this topic is discussed, there are some specifications given as follows. Table III shows the system specifications of the proposed converter, and the Table IV shows the component specifications used in the proposed converter.

Fig. 8 illustrates the measured waveforms for $P_o = 200$ W and $V_{in} = 20$ V. The steady analysis can be demonstrated in the experimental results. In the measured waveforms, the voltage V_{ds} across the switches is clamped at approximately 50 V (i.e., $V_{in}/(1-D)$) during the switch-off period. Therefore, a low-voltage rated switch can be adopted to make the proposed converter reduce its conduction loss and upgrade the efficiency. Fig. 8(a) shows the output diode voltage V_{Do} , the voltage stress on the output diode is equal to 250 V (i.e., $V_{in}(2N+1)/(1-D)$). Fig. 8(a) and (b) show the inductor current i_{Lp1} and i_{Ls1} , the waveforms are corresponding to the theoretical analysis. Fig. 8(c) shows the input voltage V_{in} , the clamped capacitor voltage V_{Cc} , and the output voltage V_o . Fig. 8(d) shows the primary-side voltage of coupled inductor

and the corresponding current waveforms. They show high consistency. All the experimental waveforms are corresponding to the theoretical analysis.

Furthermore, Fig. 9 shows the tested curve of efficiency versus output power. From Fig. 9, it can be seen that the efficiency is above 95% all over the output power range, and the maximum efficiency can be up to 95.9%.

VI. CONCLUSION

In this letter, a novel ACLNC topology with high voltage ratio is proposed and the steady-state analysis is given. A passive lossless clamped circuit is introduced to suppress the voltage spike across the switches. Compared to the traditional high step-up dc/dc converter, it has the following advantages:

- 1) high voltage gain can be achieved with the reduced magnetic size;
- 2) lower part count contributes not only to the lower cost but also to higher power conversion efficiency;
- 3) low voltage power switches can be selected, which can help to reduce the on-state resistance of the switch and the loss.

REFERENCES

- [1] W. Li, X. Xiang, C. Li, W. Li, and X. He, "Interleaved high step-up ZVT converter with built-in transformer voltage doubler cell for distributed PV generation system," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 300–313, Jan. 2013.
- [2] W. Li, W. Li, X. He, D. Xu, and B. Wu, "General derivation law of nonisolated high-step-up interleaved converters with built-in transformer," *IEEE Trans. Power Electron.*, vol. 59, no. 3, pp. 1650–1661, Mar. 2012.
- [3] Y. Zhao, W. H. Li, and X. N. He, "Single-phase improved active clamp coupled-inductor-based converter with extended voltage doubler cell," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2869–2878, Jun. 2012.
- [4] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "Novel high step-up DC-DC converter for distributed generation system," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1473–1482, Apr. 2013.
- [5] A. Cid-Pastor, L. Martínez-Salamero, C. Alonso, A. El Aroudi, and H. Valderrama-Blavi, "Power distribution based on gyrators," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2907–2909, Dec. 2009.
- [6] Q. Zhao and F. C. Lee, "High-efficiency, high step-up dc-dc converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65–73, Jan. 2003.
- [7] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*, 2nd ed. Norwell, MA, USA: Kluwer, 2001.
- [8] N. P. Papanikolaou and E. C. Tatakis, "Active voltage clamp in flyback converters operating in CCM mode under wide load variation," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 632–640, Jun. 2004.
- [9] R. Watson and F. C. Lee, "Utilization of an active-clamp circuit to achieve soft switching in flyback converters," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 1994, pp. 909–916.
- [10] F. L. Luo, "Luo-converters, voltage lift technique," in *Proc. IEEE Power Electron. Spec. Conf.*, 1998, vol. 2, pp. 1783–1789.
- [11] Y. Jiao, F. L. Luo, and M. Zhu, "Voltage-lift-type switched-inductor cells for enhancing DC-DC boost ability: Principles and integrations in Luo converter," *IET Trans. Power Electron.*, vol. 4, no. 1, pp. 131–142, 2001.
- [12] B. Axelrod, Y. Berkovich, S. Tapuchi, and A. Ioinovici, "Single-stage single-switch switched-capacitor buck/buck-boost-type converter," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 45, no. 2, pp. 419–430, Apr. 2009.
- [13] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Trans. Circuits Syst. I*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [14] W. H. Li and X. N. He, "Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications," *IEEE Trans. Power Electron.*, vol. 58, no. 4, pp. 1239–1250, Apr. 2011.
- [15] W. H. Li, X. D. Lv, Y. Deng, J. Liu, and X. N. He, "A review of non-isolated high step-up DC/DC converters in renewable energy applications," in *Proc. IEEE 24th Annu. Conf. Appl. Power Electron.*, 2009, pp. 364–369.
- [16] L. S. Yang, T. J. Liang, and J. F. Chen, "Transformerless DC-DC converters with high step-up voltage gain," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144–3152, 2009.
- [17] T. Wang, Y. Tang, and Y. H. He, "Study of an active network DC/DC boost converter based switched-inductor," in *Proc. IEEE Energy Conver. Congr. Expo.*, 2013, pp. 4955–4960.
- [18] Y. Tang, T. Wang, and D. J. Fu, "Multicell switched-Inductor/switched-capacitor combined active-network converters," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2063–2072, Apr. 2015.
- [19] Y. Tang, D. J. Fu, T. Wang, and Z. W. Xu, "Analysis of active-network converter with coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4874–4882, Sep. 2015.
- [20] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched coupled-inductor cell for DC-dc converters with very large conversion ratio," in *Proc. IEEE 32nd Annu. Conf. Ind. Electron. Soc.*, 2006, pp. 2366–2371.
- [21] T. J. Liang, S. M. Chen, L. S. Yang, J. F. Chen, and A. Ioinovici, "Ultra large gain step-up switched-capacitor DC-DC converter with coupled inductor for alternative sources of energy," *IEEE Trans. Circuits Syst. I*, vol. 59, no. 4, pp. 864–874, Apr. 2012.
- [22] B. Axelrod, Y. Berkovich, S. Tapuchi, and A. Ioinovici, "Steep conversion ratio Ćuk, Zeta and Sepic converters based on a switched coupled-inductor cell," in *Proc. IEEE 39th Power Electron. Spec. Conf.*, 2008, pp. 3009–3014.
- [23] A. Ioinovici, *Power Electronics and Energy Conversion Systems*. New York, NY, USA: Wiley, 2013, vol. 1.
- [24] L. S. Yang, T. J. Liang, H. C. Lee, and J. F. Chen, "Novel high step-up DC-DC converter with coupled-inductor and voltage-doubler circuits," *IEEE Trans. Power Electron.*, vol. 58, no. 9, pp. 4196–4206, Sep. 2011.