

Hybrid Three-Level and Half-Bridge DC–DC Converter With Reduced Circulating Loss and Output Filter Inductance

Zhiqiang Guo, *Student Member, IEEE*, Deshang Sha, *Member, IEEE*, and Xiaozhong Liao, *Member, IEEE*

Abstract—A hybrid three-level (TL) and half-bridge (HB) dc–dc converter is proposed in this paper. The TL dc–dc converter and HB converter have their own transformers, respectively. Compared with conventional TL dc–dc converters, the proposed one has no additional switch at the primary side of the transformer, where the TL converter shares the lagging switches with the HB converter. In order to reduce the circulating current in the primary side, a blocking capacitor is used to reset the primary winding current of the TL converter. Moreover, the rectifier stage is composed of four diodes in the center-tap rectification, forcing the circulating current at the primary side to stay zero during the freewheeling period. The magnetizing inductor of the HB transformer can extend the zero voltage switching operation range of the lagging switches even at light loads. Furthermore, the proposed converter can reduce the output filter inductance. Due to the advantages mentioned above, the efficiency of the converter is improved dramatically. The features and design guidelines of the proposed converter are given in the paper. Finally, the performance of the converter is verified by a 1-kW experimental prototype.

Index Terms—Phase shift, reduced circulating current, three-level (TL), zero voltage switching (ZVS).

I. INTRODUCTION

DUE to the voltage stress reduced to half of the input voltage and the zero voltage switching (ZVS) of the switches, the three-level (TL) dc–dc converter is widely used in high input voltage applications. A series of TL dc–dc converters are proposed in [1], [2]. The essential relationships among the family of the TL dc–dc converter have been revealed in [3], and the phase-shift controlled manner is employed in TL dc–dc converters. However, it is difficult to achieve ZVS for lagging switches especially at light loads. The switching noise and electromagnetic interference caused by hard switching degrades the performance of the converter. Moreover, the circulating current reduces the efficiency as the input voltage increases.

Manuscript received October 24, 2014; revised December 24, 2014; accepted January 15, 2015. Date of publication January 21, 2015; date of current version August 21, 2015. This work was supported by Beijing Natural Science Foundation under Grant 3132032, Program for New Century Excellent Talents in University of China under No. NCET-13-0043, State Key Laboratory of Alternate Electrical Power System with Renewable Energy Sources, Technology Foundation for Selected Overseas Chinese Scholar (2014), Ministry of Human Resources And Social Security of China, and Fundamental Research Fund of Beijing Institute of Technology under Grant 20120642009. Recommended for publication by Associate Editor G. Moschopoulos.

The authors are with the Power Electronics Group, Key Laboratory of Intelligent Control and Decision of Complex Systems, School of Automation, Beijing Institute of Technology, Beijing 100081, China (e-mail: guozq@bit.edu.cn; shadeshang@bit.edu.cn; liaoxiaozhong@bit.edu.cn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2394783

In order to extend the ZVS of lagging switches, an external inductor in series with the primary winding of the transformer is employed [2]. However, the inductor leads to a large duty cycle loss and a large ringing of the secondary rectifiers. An LC network with an inductor and two capacitors is used to achieve wide ZVS [4]. However, the additional inductor causes additional large circulating currents. An additional inductor with two clamping diodes can be used to achieve ZVS for lagging switches, and overshoot for secondary rectifiers can be suppressed [5]. Nevertheless, it still results in large duty cycle loss. Another approach for achieving ZVS for lagging switches is to enhance the magnetizing current to charge and discharge the junction capacitors by using two coupling inductors integrated in one core [6]. Besides, a TL converter achieving the ZVS for all switches is proposed in [7] by using two series-connected transformers. For the sake of extending the ZVS range for lagging switches, a TL dc–dc converter with an auxiliary coupling inductor at the primary side is reduced [8]. The energy stored in the auxiliary circuit is minimal at full loads and gradually increases as the load current decreases. However, large circulating currents still freewheels at the primary side. Resonant TL dc–dc converters have been proposed to regulate the output voltage with high efficiency by modulating the switching frequency [9]–[11]. However, the switching frequency may vary in a wide range especially at the light loads, which makes the magnetic components and EMC design difficult. In order to overcome the drawback of wide switching frequency variation in conventional resonant converters, phase-shift control is extended to the resonant TL dc–dc converter [12]–[14].

In order to reduce the circulating current and conduction loss, a blocking capacitor is used to reset the primary winding current. In order to avoid the current flowing to the reverse direction during the freewheeling period, two diodes are series connected with the lagging switches [15]. Although the circulating current can be reduced, the conduction loss may not be optimized because of more conduction loss caused by the two additional diodes. Furthermore, the lagging legs will lose the ZVS conditions. Therefore, insulated-gate bipolar transistor (IGBT) can be used for lagging switches to achieve zero voltage and zero current switching (ZVZCS). For ZVZCS TL dc–dc converters, MOSFETs are used for leading switches to achieve ZVS, and IGBTs are used for lagging switches to achieve ZCS [16]–[18]. However, using IGBTs limits the switching frequency of the converter and the power density cannot be high. Most of the researches on TL dc–dc converter focus on HB TL dc–dc converters. Full bridge (FB) TL dc–dc converters are investigated in

[19]–[21], but there are still some disadvantage to achieve soft switching, high efficiency, and high-frequency operation for the FB TL dc–dc converters.

In order to reduce the output filter inductance, hybrid TL dc–dc converters with more than one transformer have been proposed [22]–[26]. The transformers are series connected at the primary or secondary side to reduce the voltage across the filter inductor during the freewheeling period. However, large circulating current still freewheels at the primary side of the converter [22]–[25]. In order to solve this issue, a blocking capacitor is used to reset the primary circulating current in the hybrid converter [26]. Furthermore, a two diode should be series connected with the lagging switches to block the reverse flowing path. Therefore, the converter has to work in ZVZCS mode instead of ZVS mode.

In this paper, a hybrid TL and HB dc–dc converter with reduced circulating current and output filter inductance is proposed. A blocking capacitor is used to decay the primary circulating current. However, the lagging leg switches also can achieve ZVS by using the magnetizing inductor current of the HB transformer. At the secondary side of the transformer, a novel rectifier circuit configuration composed of four diodes is proposed, which forces the circulating current decreasing and equaling to zero instead of flowing to the opposite direction during the freewheeling period. In [23]–[26], the rectifiers of the hybrid converters are the same circuit, which is actually a center-tapped full waveform rectifier. Although the proposed converter has more diodes at the rectifier stage, the conduction loss at the secondary side is not increased. Due to the two more diode at the rectifier stage, the reverse flowing path at the primary side during the freewheeling period is cut off. Therefore, the diodes connected with lagging switches are unnecessary.

This paper is organized as follows. The circuit and mode operation of the proposed converter is described in Section II. In Section III, the main features of the proposed converter are analyzed. The design guidelines of the converter are presented in Section IV. The experimental prototype with 550~600 V input voltage and 50 V/20A output is built to verify the performance of the proposed converter in Section V. Finally, the conclusions are given in Section VI.

II. PROPOSED HYBRID TL PLUS HALF BRIDGE DC–DC CONVERTER

Fig. 1 shows the circuit configuration for the proposed converter, which is composed of a TL dc–dc converter and an HB dc–dc converter. The divided capacitors C_{d1} , C_{d2} , and the flying capacitor C_{ss1} and C_{ss2} are large enough to be treated as voltage sources, i.e., $V_{C_{d1}} = V_{C_{d2}} = V_{in}/2$, $V_{C_{ss1}} = V_{C_{ss2}} = V_{in}/4$. The output voltage regulation is implemented by the phase-shift manner. Q_1 and Q_4 are leading switches; Q_2 and Q_3 are lagging switches. The TL converter shares the lagging switches Q_2 and Q_3 with the HB dc–dc converter. $C_1 - C_4$ are junction capacitors of the switches, and $C_1 = C_2 = C_3 = C_4 = C$. T_{r1} is the transformer of the TL converter and T_{r2} is the transformer of the HB converter. The turns ratio of the two transformers T_{r1} and T_{r2} are $n_1 : 1 : 1$ and $n_2 : 1 : 1$, respectively. L_{k1} and




Fig. 1. Proposed hybrid TL plus HB converter.




Fig. 2. Key waveforms of the proposed converter.

L_{k2} are the leakage inductors of T_{r1} and T_{r2} . The magnetizing inductor of T_{r1} is designed large enough, thus the magnetizing current during the switching period can be ignored. L_{m2} is the magnetizing inductor of T_{r2} . C_b is the blocking capacitor that is used to decay the primary current of T_{r1} and reduce the circulating current.

Fig. 2 shows the key waveforms of the proposed converter. There are eight working stages in each half-switching period.

Stage 1 ($[t_0, t_1]$) [see Fig. 3(a)]: Prior to t_0 , Q_1 and Q_3 are on, and Q_2 and Q_4 are OFF. The primary current in T_{r1} stays at zero. The primary current in T_{r2} is negative. The output filter inductor current flows through D_{R3} . At time t_0 , Q_3 is turned OFF. The voltage across the blocking capacitor is negative. The primary winding current in transformer T_{r2} , including the current reflected from the output current and the magnetizing current in T_{r2} , starts to charge and discharge the junction capacitors of Q_3 and Q_2 , respectively. The primary winding current of T_{r1} starts to increase. Q_1 and D_2 conduct to charge the flying capacitors C_{ss1} and C_{ss2} . Since D_{R1} and D_{R3} are forward biased and




Fig. 3. Topological stages with half-switching cycle: (a) $[t_0, t_1]$, (b) $[t_1, t_2]$, (c) $[t_2, t_3]$, (d) $[t_3, t_4]$, (e) $[t_4, t_5]$, (f) $[t_5, t_6]$, (g) $[t_6, t_7]$, (h) $[t_7, t_8]$.

D_{R2} and D_{R4} are reverse biased, the current in D_{R1} starts to increase and the current in D_{R3} starts to decrease. The amplitude of the magnetizing current I_{m2} is expressed as

$$I_{m2} = \frac{V_{in} T_s}{16L_{m2}} \quad (1)$$

where T_s is the switching period.

Stage 2 ($[t_1, t_2]$) [see Fig. 3(b)]: At time t_1 , the drain-source voltage of Q_2 reaches zero, and i_{p2} flows through the body diode of Q_2 . i_{p1} and i_{p2} both increase linearly. The blocking capacitor voltage v_{Cb} is charged by i_{p1} . Q_1 and D_2 still conduct to charge the flying capacitors C_{ss1} and C_{ss2} . The output filter

inductor current i_{L_f} freewheels through D_{R1} and D_{R3} . The current in D_{R1} continues to increase, and the current in D_{R3} continues to decrease. i_{p1} and i_{p2} in this stage are expressed as

$$i_{p1}(t) = i_{p1}(t_1) + \frac{V_{in} - 2v_{Cb}(t)}{2L_{k1}}(t - t_1)$$

$$i_{p2}(t) = i_{p2}(t_1) + \frac{V_{in}}{4L_{k2}}(t - t_1) \quad (2)$$

where $v_{Cb}(t)$ is the voltage across the blocking capacitor.

Stage 3 ($[t_2, t_3]$) [see Fig. 3(c)]: At time t_2 , Q_2 is switched on with ZVS. i_{L_f} keeps on freewheeling through D_{R1} and D_{R3} . i_{p1} and i_{p2} still increase linearly as expressed in (2).

Stage 4 ($[t_3, t_4]$) [see Fig. 3(d)]: At time t_3 , D_{R3} is reverse biased and all the filter inductor current flow through D_{R1} . The TL transformer and the HB transformer transfer energy to the output. The secondary winding current in T_{r2} is equal to that in T_{r1} . Ignoring the output current ripple, v_{Cb} is linearly charged by i_{p1} , i_{p1} , i_{p2} and v_{rec} in this stage is expressed as

$$\begin{aligned} v_{rec}(t) &= \frac{V_{in}/2 - v_{Cb}(t - t_3)}{n_1} + \frac{V_{in}}{4n_2} \\ i_{p1}(t) &= \frac{I_{Lf}}{n_1} \\ i_{p2}(t) &= \frac{I_{Lf}}{n_2} - I_{m2} + \frac{V_{in}}{4L_{m2}}(t - t_0). \end{aligned} \quad (3)$$

Stage 5 ($[t_4, t_5]$) [see Fig. 3(e)]: When Q_1 is turned OFF at t_4 , the voltages across the junction capacitors C_1 and C_4 are charged and discharged linearly by the energy stored in the output filter inductor L_f . i_{p1} starts to decrease, so the current in D_{R1} decreases and the current in D_{R2} increases. The magnetizing inductor current in T_{r2} is still linearly increasing.

Stage 6 ($[t_5, t_6]$) [see Fig. 3(f)]: When C_1 reaches $V_{in}/2$ and C_4 reaches zero, the body diode of Q_4 is forward biased. i_{p1} freewheels through D_1 and Q_2 . The voltage across C_b is applied to the primary winding of T_{r1} , which forces i_{p1} to decrease rapidly. The current in D_{R1} continue decreasing and the current in D_{R2} continues increasing.

Stage 7 ($[t_6, t_7]$) [see Fig. 3(g)]: At time t_6 , Q_4 is turned ON with ZVS. The primary winding current of T_{r1} continues decreasing and freewheels through D_1 and Q_2 . The current in D_{R1} continues reducing and the current in D_{R2} continues increasing.

Stage 8 ($[t_7, t_8]$) [see Fig. 3(h)]: Stage 9 starts when i_{p1} decays to zero. D_1 and Q_4 still conduct to charge flying capacitors C_{ss1} and C_{ss2} . Then D_{R2} carries all the filter inductor current, and D_{R1} and D_{R4} are reverse biased. Therefore, the flowing path of the secondary current in T_{r1} is blocked. The filter inductor current only can flow through D_{R2} and the secondary winding of T_{r2} . Without current flowing in secondary winding of T_{r1} , the primary winding current in T_{r1} keeps zero. The voltage across C_b stays constant in this stage. i_{p2} and v_{rec} in this stage is expressed as

$$\begin{aligned} v_{rec}(t) &= \frac{V_{in}}{4n_2} \\ i_{p2}(t) &= \frac{I_{Lf}}{n_2} - I_{m2} + \frac{V_{in}}{4L_{m2}}(t - t_0). \end{aligned} \quad (4)$$

III. ANALYSIS OF THE CONVERTER

A. DC Conversion Ratio

In practice, the voltage across the blocking capacitor is very low. Therefore, in order to simplify the analysis, it can be negligible. Moreover, ignoring the duty cycle loss, the dc conversion ratio of the converter in continuous conduction mode can be derived from the volt-second balance for the output filter, which




Fig. 4. DC conversion ratio versus duty cycle.

can be written by

$$\left(\frac{V_{in}}{2n_1} + \frac{V_{in}}{4n_2} - V_o\right)D + \left(\frac{V_{in}}{4n_2} - V_o\right)(1 - D) = 0 \quad (5)$$

where D is the duty cycle. Based on (5), the dc conversion ratio of the converter is expressed as

$$M = \frac{V_o}{V_{in}} = \frac{D}{2n_1} + \frac{1}{4n_2}. \quad (6)$$

Fig. 4 shows dc conversion ratio versus duty cycle for different n_2 when $n_1 = 4$. As seen, for different n_2 , the curves of the conversion ratios are parallel lines. As seen in (6), the lowest conversion ratio for the proposed converter is $1/4n_2$, which means the lowest conversion ratio is determined by the turns ratio of T_{r2} .

B. Voltage of the Blocking Capacitor

During one complete switching period, the time duration during t_0-t_3 and t_4-t_7 is rather short. Therefore, the maximum voltage across the blocking capacitor is approximately expressed as

$$v_{Cb_max} \approx \frac{1}{2C_b} \int_{t_3}^{t_4} \frac{I_{Lf}}{n_1} dt = \frac{I_{Lf}DT_s}{4n_1C_b}. \quad (7)$$

In terms of (7), the maximum voltage of the blocking capacitor is associated with the load current, duty cycle, and the capacitance of C_b . Larger capacitance of C_b can reduce its maximum voltage, but too low voltage can not allow i_{p1} to be reset to zero. Therefore, C_b should meet the following condition:

$$v_{Cb_max} \approx \frac{I_{Lf}DT_s}{4n_1C_b} > L_{k1} \frac{I_{Lf}/n_1}{(1-D)T_s/2}. \quad (8)$$

Rewriting (8), the maximum value of C_b is expressed as

$$C_b < \frac{D(1-D)T_s^2}{8L_{k1}}. \quad (9)$$

Moreover, v_{Cb_max} should not be larger than $V_{in}/2$, otherwise the working stage of the converter may become abnormal. The minimum value of C_b should meet the following condition:

$$v_{Cb_max} \approx \frac{I_{Lf}DT_s}{4n_1C_b} < V_m \quad (10)$$

where V_m is the maximum allowable voltage, which is less than $V_{in}/2$. Therefore, the minimum value of C_b is expressed




Fig. 5. Equivalent circuit in Stage 1 at light loads.

as

$$C_b > \frac{I_{L_f} DT_s}{4n_1 V_m}. \quad (11)$$

C. ZVS Condition of Switches

In order to achieve ZVS for leading switches, their junction capacitor voltage should drop to zero before the switch is turned ON. In this working stage, the leading switches are charged and discharged by the primary currents in T_{r1} and T_{r2} , which are all reflected from the energy stored in the output filter inductor. Conventionally, the leading switches are easy to achieve ZVS even at light loads.

For the conventional TL dc–dc converter, the ZVS of lagging switches is achieved by the energy stored in the leakage inductor. For the proposed converter, the ZVS for lagging switches is achieved by the primary current in T_{r2} , which include the energy stored in the leakage inductor and magnetizing inductor of T_{r2} . At heavy loads, the energy stored in the leakage inductor of T_{r2} is large enough to achieve ZVS. However, at light loads, the energy stored in the leakage inductor is too low to achieve ZVS. In this case, the magnetizing inductor current should be large enough to charge and discharge the junction capacitors of the lagging switches. Ignoring the low leakage inductor current of T_{r2} at light loads, the equivalent circuit in Stage 1 is shown in Fig. 5.

Moreover, the initial state in this stage is $v_{C2}(0) = V_{in}/2$, $v_{C3}(0) = 0$, and $i_{p1}(0) = 0$. According to Fig. 5, the primary current in T_{r1} and voltages across C_2 and C_3 are expressed as

$$\begin{aligned} i_{p1} &= I_{m2} - I_{m2} \cos[\omega_m(t - t_0)] \\ v_{C2}(t) &= \frac{V_{in}}{2} - \frac{I_{m2}}{2C\omega_m} \cdot \sin[\omega_m(t - t_0)] \\ v_{C3}(t) &= \frac{I_{m2}}{2C\omega_m} \cdot \sin[\omega_m(t - t_0)] \end{aligned} \quad (12)$$

where $\omega_m = 1/\sqrt{2CL_{k1}}$. In order to achieve ZVS for the lagging switches, the voltage across C_2 should be discharged to zero within the dead time, which is given by

$$\begin{aligned} v_{C2} &= \frac{V_{in}}{2} - \frac{I_{m2}}{2C\omega_m} \sin\omega_m t_{dead} \\ &= \frac{V_{in}}{2} - \frac{V_{in}T_s}{32L_{m2}C\omega_m} \sin\omega_m t_{dead} \leq 0. \end{aligned} \quad (13)$$

Hence, the magnetizing inductance L_{m2} for the ZVS condition should be designed as follows:

$$L_{m2} \leq \frac{T_s}{16C\omega_m} \sin\omega_m t_{dead} \quad (14)$$




Fig. 6. Primary winding current of the transformers and the currents of the primary semiconductors (a) Conventional TL converter, (b) Proposed converter, (c) Currents of the primary semiconductors.

where t_{dead} is the dead time between Q_2 and Q_3 . As seen in (14), the ZVS condition is independent of the loads. With the aid of the magnetizing inductor of the T_{r2} , the ZVS of lagging switches can be ensured within a wide load range.

D. Current Stress of the Primary Semiconductors.

The primary winding currents in the transformers of the conventional TL converter and the proposed converter are shown in Fig. 6(a) and (b). Fig. 6(c) shows the currents of the primary semiconductors. As seen in Fig. 6(a), ignoring the duty cycle loss and output current ripple, the primary winding rms current in the conventional TL dc–dc converter I_{p1-c}^{rms} can be expressed as

$$I_{p1-c}^{rms} \approx \frac{V_o}{nR_o}. \quad (15)$$

Therefore, the rms current in leading switches Q_1 and Q_4 is approximately evaluated as $I_{p1-c}^{rms} \sqrt{\frac{D}{2}} \approx \frac{V_o}{n_1 R_o} \sqrt{nM}$. Furthermore, the rms current of the lagging switches Q_2 and Q_3 is expressed as $I_{pr1-c}^{rms}/\sqrt{2}$. The current freewheels through the clamping diode and lagging switch during the freewheeling interval. Ignoring the output current ripple and duty cycle loss, the rms current in the primary clamping diodes for conventional

TL converter is expressed as

$$\begin{aligned} i_{D1,D2_conv}^{rms} &= \sqrt{\frac{1}{T_s} \int_D \frac{T_s}{2} \left(\frac{V_o}{nR_o} \right)^2 dt} \\ &= \frac{V_o}{n_1 R_o} \sqrt{\frac{1-D}{2}} \approx \frac{V_o}{n_1 R_o} \sqrt{\frac{1}{2} - nM}. \quad (16) \end{aligned}$$

As seen in Fig. 6(b) and (c), for the proposed converter, the primary winding current amplitude of T_{r1} is equal to $V_o/n_1 R_o$. During Stage 5–8, the current flows through the leading switch and clamping diode to charge capacitors C_{ss1} and C_{ss2} , and the current is approximately equal to $\left(\frac{V_o}{R_o} \frac{V_{in}}{4n_2}\right) / \frac{V_{in}}{2} = \frac{V_o}{2n_2 R_o}$. Therefore, ignoring the output current ripple and duty cycle loss, the rms current flowing through the leading switches for the proposed converter is approximately evaluated as

$$\begin{aligned} i_{Q1,Q4}^{rms} &= \sqrt{\frac{1}{T_s} \left(\int_0^D \frac{T_s}{2} \left(\frac{V_o}{n_1 R_o} + \frac{V_o}{2n_2 R_o} \right)^2 dt + \int_D \frac{T_s}{2} \left(\frac{V_o}{2n_2 R_o} \right)^2 dt \right)} \\ &= \frac{V_o}{R_o} \sqrt{\frac{1}{8n_2^2} + \left(\frac{1}{2n_1^2} + \frac{1}{2n_1 n_2} \right) D} \\ &\approx \frac{V_o}{R_o} \sqrt{\frac{1}{8n_2^2} + \left(\frac{1}{2n_1^2} + \frac{1}{2n_1 n_2} \right) \left(2n_1 M - \frac{n_1}{2n_2} \right)}. \quad (17) \end{aligned}$$

The rms current in the clamping diodes is expressed as

$$i_{D1,D2}^{rms} = \sqrt{\frac{1}{T_s} \int_0^D \frac{T_s}{2} \left(\frac{V_o}{2n_2 R_o} \right)^2 dt} = \frac{V_o}{2\sqrt{2}n_2 R_o}. \quad (18)$$

As seen in (17), the rms current in the clamping diodes of the conventional TL dc–dc converter is related with the duty cycle and output power. In order to reduce the conduction loss, the duty cycle should be large enough. Comparatively, the rms current in the clamping diodes of the proposed converter is related with the turns ratio of T_{r2} and output power. As seen, as n_2 increases, the rms current in the clamping diodes decreases. Therefore, in order to reduce the conduction loss, the turns ratio of T_{r2} should not be designed too low. If n_2 is too low, T_{r2} will transfer more power to the load, which may cause more conduction loss.




Fig. 7. Equivalent circuit of the secondary side in Stage 4.

During Stage 1–8, the magnetizing inductor current is expressed as

$$i_{Lm2}(t) = -I_{m2} + \frac{V_{in}}{4L_{m2}} t. \quad (19)$$

The rms current in the lagging switches for the proposed converter is evaluated in Eqn. (20) as shown at the bottom of page.

The rms current in the primary semiconductors is related with the turns ratio of the two transformers. In order to minimize conduction loss, the turns ratio of the two transformers should be optimized, which will be discussed in detail in Section IV.

E. Voltage Stress of the Secondary Diodes

The equivalent circuit of the secondary side in Stage 4 is shown in Fig. 7, where C_{DR3} and C_{DR4} are the junction capacitance of D_{R3} and D_{R4} . Output filter inductor is supposed large enough, so the output filter inductor current can be viewed as a current source. The initial state in this Stage is $v_{DR3}(0) = v_{DR4}(0) = 0$, $i_s(0) = I_{Lf}$, and $i_{DR3}(0) = i_{DR4}(0) = 0$.

Assuming $C_{DR3} = C_{DR4} = C_D$, $v_{CD4}(t)$, $v_{CD3}(t)$, and $i_s(t)$ are written by

$$\begin{aligned} v_{DR4}(t) &= \left(\frac{V_{in}}{n_1} + \frac{V_{in}}{2n_2} \right) [1 - \cos(\omega_n(t - t_3))] \\ v_{DR3}(t) &= \left(\frac{V_{in}}{2n_1} + \frac{V_{in}}{2n_2} \right) [1 - \cos(\omega_n(t - t_3))] \\ i_s(t) &= \left(\frac{V_{in}}{n_1} + \frac{V_{in}}{2n_2} \right) \frac{1}{(n_1^2 L_{k1} + n_2^2 L_{k2}) \omega_n} \\ &\quad \times \sin(\omega_n(t - t_3)) + I_{Lf} \quad (21) \end{aligned}$$

$$\begin{aligned} i_{Q2,Q3}^{rms} &= \sqrt{\frac{1}{T_s} \left[\int_0^D \frac{T_s}{2} \left(\frac{V_o}{n_1 R_o} + i_{Lm2}(t) + \frac{V_o}{n_2 R_o} \right)^2 dt + \int_D \frac{T_s}{2} \left(i_{Lm2}(t) + \frac{V_o}{n_2 R_o} \right)^2 dt \right]} \\ &= \sqrt{\left(\frac{1}{2n_1} + \frac{1}{n_2} \right) \frac{V_o^2 D}{n_1 R_o^2} - \frac{V_o V_{in} T_s D(1-D)}{16L_{m2} n_1 R_o} + \frac{V_o^2}{2n_2^2 R_o^2} + \frac{V_{in}^2 T_s^2}{1536L_{m2}^2}} \\ &\approx \sqrt{\left(\frac{1}{2n_1} + \frac{1}{n_2} \right) \left(2n_1 M - \frac{n_1}{2n_2} \right) \frac{V_o^2}{n_1 R_o^2} - \left(2n_1 M - \frac{n_1}{2n_2} \right) \left(1 - 2n_1 M + \frac{n_1}{2n_2} \right) \frac{V_o V_{in} T_s}{16L_{m2} n_1 R_o} + \frac{V_o^2}{2n_2^2 R_o^2} + \frac{V_{in}^2 T_s^2}{1536L_{m2}^2}} \quad (20) \end{aligned}$$

where $\omega_n = 1/\sqrt{2C_D(n_1^2 L_{k1} + n_2^2 L_{k2})}$. Therefore, ignoring the reverse recovery of the body diode, the maximum voltage of D_{R1} and D_{R4} is equal to $\frac{2V_{in}}{n_1} + \frac{V_{in}}{n_2}$, and the maximum voltage of D_{R2} and D_{R3} is equal to $\frac{V_{in}}{n_1} + \frac{V_{in}}{n_2}$. The voltage stress of D_{R2} and D_{R3} is lower than D_{R1} and D_{R4} .

IV. DESIGN CONSIDERATIONS

This section introduces a design example of the proposed converter with 550 ~ 600V input voltage and 50V/20A output. Therefore, the rated load resistance is 2.5Ω. A switching frequency of 100 kHz is adopted.

A. Turns Ratio of the Two Transformers

In order to design the two transformers, the power ratio of the two transformers should be chosen to the desired value. As illustrated in Section III E, in order to reduce the conduction loss, T_{r2} should not transfer too much power to the load. Therefore, the power ratio of the two transformers is initially selected as 2. At full loads, T_{r2} provides approximately 300 W power. Therefore, the turns ratio of T_{r2} is expressed as

$$n_2 = \frac{V_{in} I_{Lf}}{4P_{T_{r2}}} = \frac{550 \times 20}{4 \times 300} = 9.16. \quad (22)$$

Therefore, the turns ratio of T_{r2} is designed as 9:1:1.

At the minimum input voltage, the duty cycle of the converter is initially chosen as 0.7. Therefore, in terms of (6), the turns ratio of T_{r1} is expressed as

$$n_2 = \frac{D}{2\left(\frac{V_o}{V_{in}} - \frac{1}{4n_2}\right)} = \frac{0.7}{2\left(\frac{50}{550} - \frac{1}{4 \times 9}\right)} = 5.54. \quad (23)$$

Consequently, the turns ratio of T_{r1} is designed as 5.5:1:1. At the minimum input voltage, the effective duty cycle is 0.69. At the maximum input voltage, the effective duty cycle is 0.61. For the conventional TL dc–dc operating within the same duty cycle range, the turns ratio of the transformer can be expressed as $n = \frac{DV_{in}}{2V_o} = \frac{0.7 \times 550}{2 \times 50} = 3.85$. Therefore, it can be selected as 3.8:1:1.

B. Filter Inductor and Current Ripple

For conventional TL dc–dc converter, the voltage applied on the filter inductor is $V_{in}/2n_1 - V_o$ during the power transmission, while the value is $-V_o$ during the freewheeling period. Therefore, the current ripple of the filter inductor Δi_{Lf-c} is given by

$$\Delta i_{Lf-c} = \frac{T_s V_{in} (1 - 2n_1 V_o / V_{in}) 2n_1 V_o / V_{in}}{4n_1 L_f}. \quad (24)$$

As seen in Fig. 8, for the proposed converter, ignoring the voltage across the blocking capacitor, the voltage applied on the filter inductor is $V_{in}/2n_1 + V_{in}/4n_2 - V_o$ during the power transmission. During the freewheeling period, the value is $V_{in}/4n_2 - V_o$. The current ripple of the filter inductor for the proposed converter is expressed as




Fig. 8. Idealized rectifier voltage v_{rec} (a) conventional TL converter (b) proposed converter.




Fig. 9. Filter inductance as the function of input voltage for the desired current ripple.




Fig. 10. Magnetizing inductance of T_{r2} versus the leakage inductance of T_{r1} .

$$\Delta i_{Lf} =$$

$$\frac{T_s V_{in} (1 - 2n_1 V_o / V_{in} + n_1 / (2n_2)) (2n_1 V_o / V_{in} - n_1 / (2n_2))}{4n_1 L_f}. \quad (25)$$

For the desired output current ripple $\Delta i_{Lf} = 0.5A$ and the turns ratio of the transformer designed in Section IV A, the output filter inductance versus input voltages is shown in Fig. 9. As seen in Fig. 9, compared with the conventional TL converter, the filter inductance of the proposed converter is dramatically reduced. Furthermore, the filter size and copper loss of the inductor can be reduced. Eventually, the filter inductance L_f is designed as 130 μH.

C. Magnetizing Inductance of the HB Transformer

With the specification of $C = 200pF$, $T_s = 10 \mu s$ and $t_{dead} = 100ns$, the magnetizing inductance of T_{r2} versus the leakage inductance L_{k1} in terms of (14) is shown in Fig. 10. As seen, with the increase of L_{k1} , the magnetizing inductance L_{m2} increases.




Fig. 11. Rms current of the switches in per unit as the function of the input voltage.




Fig. 12. Rms current of the primary clamping diodes in per unit as the function of the input voltage.

In this case, the magnetizing current in T_{r2} can be reduced, and the circulating current is reduced as well. However, larger L_{k1} causes larger duty cycle loss. Therefore, there is a tradeoff between the duty cycle loss and magnetizing current in T_{r2} .

In this paper, the leakage inductance L_{k1} is chosen as $8 \mu\text{H}$. Therefore, the ZVS condition for lagging switches is $L_{m2} \leq 173 \mu\text{H}$. Eventually, the magnetizing inductor L_{m2} is designed as $170 \mu\text{H}$.

D. Current Stress Comparison of the Primary Semiconductors

According to the turns ratio of the transformers and magnetizing inductance L_{m2} in this section, the rms currents of the switches in per unit versus the input voltages in terms of (17) and (20) are shown in Fig. 11. As seen in Fig. 11, the current stress of the proposed converter is lower than the conventional TL converter. As analyzed in Section IV A, in order to achieve the same conversion ratio with the same duty cycle range, the turns ratio of T_{r1} for proposed converter is larger than the conventional TL converter, so the current amplitude in the primary winding of T_{r1} is lower than the conventional TL converter. Hence, the current stress of leading switches is lower than the conventional TL converter. Fig. 6(a) illustrates the circulating current of the conventional TL converter. During the freewheeling period, the lagging switches and clamping diodes have to handle higher circulating currents, causing more conduction loss. Fig. 6(b) illustrates that i_{p1} is reset to zero when the output inductor works in the freewheeling period, reducing the rms current of the lagging switches. Although the primary winding current in T_{r2} flows through the lagging switches and clamping diodes, the current stress is also lower than the conventional TL converter. Fig. 12 shows the rms current in the clamping diodes in per unit

versus the input voltage. Due to the reduced circulating current, the rms current in the clamping diodes is lower than that of the conventional TL converter.

E. Blocking Capacitor C_b

The maximum voltage across the blocking capacitor is desired to be less than 100 V. According to (9) and (11), the capacitance C_b should meet the following requirements:

$$\begin{cases} C_b > \frac{I_{L_f} D T_s}{4n_1 V_m} = \frac{20 \times 0.69 \times 10 \times 10^{-6}}{4 \times 5.5 \times 100} = 125.4 (\text{nF}) \\ C_b < \frac{D(1-D)T_s^2}{8L_{k1}} = \frac{0.69 \times (1-0.69) \times (10 \times 10^{-6})^2}{8 \times 8 \times 10^{-6}} \\ = 334 (\text{nF}). \end{cases} \quad (26)$$

Then C_b is chosen as 150 nF .

V. EXPERIMENTAL VERIFICATIONS

In order to verify the performance of the proposed converter, a 1-kW prototype is built. The specifications of the prototype are given as follows: $V_{in} = 550\text{V} \sim 600\text{V}$, $V_o = 50\text{V}$, $n_1 = 5.5$, $n_2 = 9$, $C_{d1} = C_{d2} = 20 \mu\text{F}$, $C_{ss1} = C_{ss2} = 4.7 \mu\text{F}$, $C = 200\text{pF}$, $C_b = 150\text{nF}$, $L_{m2} = 170 \mu\text{H}$, $L_f = 130\mu\text{H}$, $C_o = 220\mu\text{F}$. The switching frequency is 100 kHz. Each primary switch is FDP18N50. The primary clamping diode is DSEP12-12A. Rectifier diodes D_{R1} and D_{R4} are FFH30US30DN, whose forward voltage drop is 1 V. Rectifiers D_{R2} and D_{R3} are MBR20200CT, whose forward voltage drop is 0.8 V. A RCD snubber circuit is used to reduce the voltage spike of the rectifier diodes. The snubber circuit is composed of a 620Ω resistor, a 10 nF capacitor, and a diode. The experimental results are shown from Fig. 13–Fig. 15.

Fig. 13 shows the key waveforms at different input voltages and output power, where P is the output power. Fig. 13(a) shows the experimental waveforms when $V_{in} = 550\text{V}$ and $P = 1000\text{W}$. Fig. 13(b) shows the experimental waveforms when $V_{in} = 600\text{V}$, and $P = 1000\text{W}$. With the increase of the input voltage, the duty cycle of the proposed converter decreases. Fig. 13(c) shows the experimental waveforms when $V_{in} = 550\text{V}$ and $P = 200\text{W}$. The current amplitudes of i_{p1} and i_{p2} are both reduced as the output power decreases. As expected, current i_{p1} in the three mentioned cases are all reset to zero during the freewheeling period, which minimizes the conduction loss in the primary side circuit.

Fig. 14 shows current in Q_4 , current in clamping diode D_1 , gate signal, and drain-source voltage of switch Q_4 . Fig. 14(a) shows ZVS of the leading switches at heavy loads. Fig. 14(b) shows the ZVS of the leading switches at light loads. Before Q_4 is turned on, the current in Q_4 is negative. The junction capacitor of Q_4 is discharged until the current flows through its body diode. Fig. 15 shows current in Q_3 , primary winding current in T_{r2} , gate signal, and drain-source voltage of switch Q_3 . Fig. 15(a) shows the ZVS of lagging switches at the heavy load. Fig. 15(b) highlights the ZVS operation of lagging switches at the light load. As seen in the experimental results, before Q_3 is turned on, the current in Q_3 is negative. The junction capacitor of Q_3 is also discharged until the current flows through its body




Fig. 13. Measured key waveform of the proposed converter (a) at $V_{in} = 550\text{V}$ and $P = 1000\text{W}$, (b) at $V_{in} = 600\text{V}$ and $P = 1000\text{W}$, and (c) at $V_{in} = 550\text{V}$ and $P = 200\text{W}$.

diode. Therefore, ZVS for all the switches is achieved over the wide load range.

In order to compare the volume of the proposed converter with the conventional one, the prototypes of the conventional TL converter is built by using the same switches and rectifier diodes as the proposed prototype. The other main components are shown in Table I.

As seen in Table I, the smaller inductor core is used for the proposed converter. Due to the reduced output current ripple, the output inductance is lower than the conventional TL converter. Therefore, smaller core and lower filter inductance leads to lower core loss and copper loss. It will be demonstrated in Fig. 17. The proposed converter distributes the power between transformers T_{r1} and T_{r2} . Although two transformers are needed, the total transformer volume is still less than the conventional one. Compared with the conventional TL converter,




Fig. 14. Current of Q_4 , primary current of the clamping diode D_1 , and gate signal and drain-source voltage of switch Q_4 , (a) at $V_{in} = 550\text{V}$ and $P = 1000\text{W}$ and (b) at $V_{in} = 550\text{V}$ and $P = 200\text{W}$.




Fig. 15. Current of Q_4 , current of T_{r2} , and gate signal and drain-source voltage of switch Q_3 (a) at $V_{in} = 550\text{V}$ and $P = 1000\text{W}$ and (b) at $V_{in} = 550\text{V}$ and $P = 200\text{W}$.

TABLE I
 MAIN COMPONENTS AND THEIR VOLUME

| | Conventional TL converter | Proposed converter |
|-------------------------|---|--|
| Output Inductor core | Kool M μ 77 195 (with 27 turns) | Kool M μ 77 715 (with 29 turns) |
| Output inductor volume | 79 599 mm ³ | 58 353 mm ³ |
| Transformer core | EE47/20/16 | T_{r1} E40/27/12+140/7.5/12 T_{r2} E33/23/13+133/5/13 |
| Transformer volume | 62040 mm ³ | T_{r1} 34 000 mm ³ ; T_{r2} 23 925 mm ³ |
| Fly capacitors | 630 V 2.2 μ F | 250 V 4.7 μ F 2ea |
| Fly capacitor volume | 28 mm \times 19 mm \times 11 mm (5852 mm ³) | 24 mm \times 19 mm \times 11 mm (5016 mm ³ 2ea) |
| Output capacitor | 100 V 220 μ F (electrolytic capacitor) | |
| Output capacitor volume | 1307 mm ³ | |





Fig. 16. Efficiency for the proposed converter, the conventional TL converter, and the converter in [23].


 Fig. 17. Calculated power loss distribution at rated load when $V_{in} = 550V$.

the fly capacitor in the proposed converter is split into two. Although the voltage rating of the flying capacitor is reduced, the total volume of the flying capacitor is a little bit larger than the conventional one. However, synthesizing the volume of the major components, the power density of the proposed converter still can be improved.

The measured efficiency curves for the proposed converter, the converter in [23], and the conventional TL converter are shown in Fig. 16. Compared with the conventional TL converter, due to the reduced circulating current, the efficiency of the proposed one is greatly improved. At $V_{in} = 600V$, the maximum improvement at light loads is 4%, and the improvement at heavy loads is more than 2%. For the converter in [23], although the ZVS of the switches is achieved, circulating currents still freewheels at the primary side of the transformer during the freewheeling period. Therefore, the efficiency of the proposed one is higher than the converter in [23].

Fig. 17 shows the comparison of the calculated power loss distribution at full load when $V_{in} = 550V$. Due to the reduced circulating current, the switches conduction loss, the clamping diodes conduction loss, and the transformer copper loss are all reduced. By using smaller volume of the cores, the transformer core loss is reduced. The lower voltage rating diodes, such as Schottky diodes, are used for D_{R2} and D_{R3} , whose forward voltage drop is lower. Therefore, the conduction loss in the rectifier stage is reduced. To sum up, the efficiency of the proposed converter is higher than the conventional converter.

VI. CONCLUSION

In this paper, a hybrid TL and HB dc–dc converter by sharing the lagging switches to reduce the circulating current and output filter inductance is proposed for higher efficiency. Since the switches only undergo half of the input voltage, the proposed converter is suitable for high input voltage applications. The magnetizing inductor of the HB transformer can extend the ZVS of the lagging switches. The blocking capacitor together with the secondary novel-rectifying configuration can reset the circulating currents at the primary windings. Compared with the conventional TL dc–dc converter, the current stress of the switches and clamping diodes are all reduced, resulting in lower conduction loss. The good performance and design method has been verified by a 1-kW experimental prototype.

REFERENCES

- [1] J. R. Pinheiro and I. Barbi, "The three-level ZVS-PWM DC-to-DC converter," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 486–492, Jul. 1993.
- [2] E. Deschamps and I. Barbi, "A comparison among three-level ZVS-PWM isolated DC-to-DC converters," in *Proc. IEEE 24th Annu. Conf. Ind. Electron. Soc.*, 1998, pp. 1024–1029.
- [3] X. Ruan, B. Li, Q. Chen, S. Tan, and C. Tse, "Fundamental considerations of three-level DC–DC converters: Topologies, analyses, and control," *IEEE Trans. Circuits Syst. I*, vol. 55, no. 11, pp. 3733–3743, Dec. 2008.
- [4] J. R. Pinheiro and I. Barbi, "Wide load range three-level ZVS-PWM DC-to-DC converter," in *Proc. IEEE 24th Annu. Power Electron. Spec. Conf.*, 1993, pp. 171–177.
- [5] X. Ruan, D. Xu, L. Zhou, B. Li, and Q. Chen, "Zero-voltage-switching PWM three-level converter with two clamping diodes," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 790–799, Aug. 2002.
- [6] W. Li, P. Li, H. Yang, and X. He, "Three-level forward-flyback phase-shift ZVS converter with integrated series-connected coupled inductors," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2846–2856, Jun. 2012.

- [7] B. Lin and C. Chao, "Analysis of an interleaved three-level ZVS converter with series-connected transformers," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3088–3099, Jul. 2013.
- [8] Y. Jang and M. Jovanovic, "A new three-level soft-switched converter," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 75–81, Jan. 2005.
- [9] Y. Gu, Z. Lu, L. Hang, Z. Qian, and G. Huang, "Three-level LLC series resonant DC/DC converter," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 781–789, Jul. 2005.
- [10] I. Lee, S. Cho, and G. Moon, "Three-level resonant converter with double LLC resonant tanks for high-input-voltage applications," *IEEE Trans. Ind. Electron.*, vol. 59, no. 9, pp. 790–799, Sep. 2012.
- [11] D. Fu, F. C. Lee, Y. Qiu, and F. Wang, "A novel high-power-density three-level LCC resonant converter with constant-power-factor-control for charging applications," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2411–2420, Sep. 2008.
- [12] J. Duarte, J. Lokos, and F. Horck, "Phase-shift-controlled three-level converter with reduced voltage stress featuring ZVS over the full operation range," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2140–2150, May 2013.
- [13] K. Jin and X. Ruan, "Hybrid full-bridge three-level LLC resonant converter—a novel DC–DC converter suitable for fuel-cell power system," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 790–799, Oct. 2006.
- [14] B. Lin and P. Cheng, "New ZVS DC–DC converter with series-connected transformers to balance the output currents," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 2140–2150, Jan. 2014.
- [15] X. Ruan, L. Zhou, and Y. Yan, "Soft-switching PWM three-level converters," *IEEE Trans. Power Electron.*, vol. 16, no. 5, pp. 612–622, Sep. 2001.
- [16] F. Canales, P. Barbosa, and F. Lee, "A zero-voltage and zero-current switching three-level DC/DC converter," *IEEE Trans. Power Electron.*, vol. 17, no. 6, pp. 898–904, Nov. 2002.
- [17] E. Chu, X. Hou, H. Zhang, M. Wu, and X. Liu, "Novel zero-voltage and zero-current switching (ZVZCS) PWM three-level DC/DC converter using output coupled inductor," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1082–1093, Mar. 2004.
- [18] H. Wang, H. Chung, and A. Ioinovici, "A new concept of high-voltage dc conversion using asymmetric voltage distribution on the switch pairs and hybrid ZVS–ZCS scheme," *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2140–2150, May 2012.
- [19] W. Chen and Xinbo Ruan, "Zero-voltage-switching PWM hybrid full-bridge three-level converter with secondary-voltage clamping scheme," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 644–654, Feb. 2008.
- [20] F. Deng and Z. Chen, "Control of improved full-bridge three-level DC/DC converter for wind turbines in a DC grid," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 314–324, Jan. 2013.
- [21] Y. Shi and X. Yang, "Zero-voltage switching PWM three-level full-bridge DC–DC converter with wide ZVS load range," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4511–4524, Oct. 2013.
- [22] F. Liu and X. Ruan, "ZVS combined three-level converter—a topology suitable for high input voltage with wide range applications," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 1061–1072, Sep. 2007.
- [23] D. Kim, J. Kim, and G. Moon, "A three-level converter with reduced filter size using two transformers and flying capacitors," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 2140–2150, Jan. 2013.
- [24] B. Lin and S. Chung, "New parallel ZVS converter with less active switches and smaller output inductance," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3297–3307, Jul. 2014.
- [25] Y. Shi and X. Yang, "Wide-range soft-switching PWM three-level combined DC–DC converter without added primary clamping devices," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5157–5171, Oct. 2014.
- [26] F. Liu, J. Yan, and X. Ruan, "Zero-voltage and zero-current-switching PWM combined three-level DC/DC converter," *IEEE Trans. Ind. Electron.*, vol. 57, no. 5, pp. 1644–1654, May 2010.



Zhiqiang Guo (S'11) was born in 1985. He received the B.S. degree in automation from the Hebei University of Technology, Tianjin, China, in 2008, and the M.S. degree in automatic control from the Beijing Institute of Technology, Beijing, China, in 2010. He is currently working toward the Ph.D. degree in electrical automation at the Beijing Institute of Technology, Beijing, China.

His current research interests include dc-dc converters and microgrid applications.



Deshang Sha (M'09) was born in 1977. He received the B.S. degree from the Luoyang Institute of Technology, Luoyang, China, in 1998, the M.S. degree from the Nanjing University of Aeronautics and Astronautics, Nanjing, China in 2001, and the Ph.D. degree from the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China, in 2005, all in electrical engineering.

From 2005 to 2007, he was the Head and Chief Engineer of the full-digitalized welding machine Research Department of Time Group Inc., Beijing, China. Since 2008, he has been with the School of Automation, Beijing Institute of Technology, Beijing, China, where he is currently an Associate Professor. From 2012 to 2013, he was a Visiting Scholar with the Future Energy Electronics Center, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA. His current research interests include the modeling and control of power converters, high-efficiency power conversion, and power electronics applications in renewable energy power generation systems and microgrid systems.

Dr. Sha was selected as a New Century Excellent Talent in the University of Ministry of Education of China in 2013.



Xiaozhong Liao (M'09) was born in China, in 1962. She received the B.S. and M.S. degrees in electrical engineering from Tianjin University, Tianjin, China, in 1982 and 1984, respectively, and the Ph.D. degree in control sciences and engineering from the Beijing Institute of Technology, Beijing, China, in 2004.

She was a Visitor Researcher in the Department of Electrical and Electronic Engineering, University of Central Lancashire, Preston, U.K., from 1995 to 1996. She is currently the Associate Dean and a Full Professor in the School of Automation, Beijing Institute of Technology. Her current research interests include power electronics, motor drives and renewable energy power conversion.