

# Effect of Nonlinearity of Parasitic Capacitance on Analysis and Design of Class E/F<sub>3</sub> Power Amplifier

Mohsen Hayati, Akram Sheikhi, and Andrei Grebennikov, *Senior Member, IEEE*

**Abstract**—In this paper, the analysis and comparison of a Class-E/F<sub>3</sub> power amplifier with nonlinear and linear shunt capacitance at 50% duty ratio are presented. An analytical analysis for nonlinear and linear shunt capacitance is presented, and its effects on the performance of the power amplifier are discussed. The different parameters, such as series reactance, peak switch voltage, and power output capability are compared for power amplifiers with linear and nonlinear shunt capacitance. Two design examples of the Class-E/F<sub>3</sub> power amplifiers with IRF530 MOSFETS and lumped elements at an operating frequency of 4 MHz are analyzed. The PSpice simulation and measurement for the power amplifier with nonlinear shunt capacitance have been done. The results agree with the analytical expressions that show the validity of the analytical expressions derived at zero-voltage switching and zero derivative voltage switching conditions.

**Index Terms**—Nonlinear capacitance, power amplifier (PA), power output capability, switch current and voltage, switch mode.

## I. INTRODUCTION

IN the modern wireless communication systems, the power amplifier (PA) with high efficiency and low harmonic is required. The Class-E PA is a type of the switching mode PA which can provide a very high efficiency with optimized load-network parameters [1]. Different configurations of the Class-E PA with nominal and subnominal conditions were studied in order to improve the PA performance including maximal operating frequency and output power capability [2]–[5]. In [4], by tuning the parallel LC resonator to the second harmonic, the peak switch voltage of  $3V_{dd}$  instead of  $3.6V_{dd}$  for nominal Class-E PAs has been obtained. However, deviations of the load-network parameters in a Class-E inverter, which is used as the primary coil driver in resonant inductive links, can cause permanent damage to the switch [5]. In this case, the exact analysis of the PAs considering the parasitic effect is very important. Recently, the effect of the MOSFET parasitic drain-to-source capacitance for achieving the Class-E zero-voltage switching (ZVS)/zero derivative voltage switching (ZDS) conditions was investigated in detail [6]–[10]. The high peak switch voltage makes a limitation of the Class-E PA with high output power. Therefore, two

solutions have been used for reducing the peak switch voltage. These solutions require the insertion of additional circuit elements into the Class-E PA. The first solution, insertion of Zener diode and transformer with a diode, was described in [11] and [12]. The second solution consists of an additional harmonic control circuit. To control harmonic levels in the high-efficiency PA, the resonance networks consisting of a Class-F or an inverse Class-F configuration can be used with a Class-E PA [13]–[15]. The technique of using lumped or distributed circuit tuned to adjust the corresponding harmonics in the load network is usually used in conventional Class-F or inverse Class-F PAs. This technique can be applied to Class-E PAs, resulting in mixed mode Class-FE or Class-E/F. This method depicts a tradeoff between the Class-E and Class-F or inverse Class-F by reducing the peak output voltage and high output power capability. In [13], the Class-EF<sub>2</sub> and Class-E/F<sub>3</sub> with a peak factor greater than 2 and duty ratio of 50% or less than 50% is achieved. In [14], it was shown that the drain efficiency of more than 80% can be obtained in a Class-FE mode for duty cycles less than 50% with a voltage peak factor of 2. In [15], the Class-E/F PA was proposed based on a push/pull topology, operating in a similar manner as an inverse Class-F PA. This configuration results in reduction of the maximum drain voltage amplitude. The presence of a parallel resonant circuit in the Class-E/F<sub>2</sub> PA results in a high peak drain voltage in comparison with the Class-E mode [16]. To reach the high efficiency and good linearity, an inverse Class-F or Class-E mode can be used in advanced transmitter architectures such as Doherty, linear amplification using nonlinear components (LINC), or envelope elimination and restoration with digital pre distortion [17]–[20]. The operation of the Class-E/F<sub>3</sub> PA with the lumped elements and transmission lines has been investigated in [21]. An analysis of the Class-E/F PA at nonoptimum operation has been done in [22]. On the other hand, the operation of a Class-E/F<sub>3</sub> PA with linear shunt capacitance is different from the Class-E/F<sub>3</sub> PA with nonlinear parasitic capacitance. At high frequencies, the parasitic capacitance of the transistor becomes dominant. In fact, the switching device having a nonlinear output shunt capacitance generates higher peak switch voltage in comparison with the device with a linear shunt capacitance. In the notation of Class-E/F<sub>n</sub>, “/F” means the inverse Class-F type resonator, and the subscript “n” means that low impedance is gained for the *n*th harmonic at the drain node. In practical designs for the specified output power and operation frequency range in various applications such as high-frequency electric process heating [23], dc–dc converters [24], and many power-electronics amplifiers [25], analysis of switched-mode PA with nonlinear effect of the shunt capacitance should be valuable.

Manuscript received May 20, 2014; revised July 27, 2014; accepted August 30, 2014. Date of publication September 17, 2014; date of current version March 5, 2015. Recommended for publication by Associate Editor D. Maksimovic.

M. Hayati and A. Sheikhi are with the Electrical Engineering Department, Faculty of Engineering, Razi University, Kemanshah 67149, Iran (e-mail: mohsen\_hayati@yahoo.com; akram.sheikhi2008@gmail.com).

A. Grebennikov is with Microsemi Corporation, Aliso Viejo, CA 92656 USA (e-mail: grandrei@ieee.org).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2358580




Fig. 1. Circuit of the Class-E/F<sub>n</sub> PA (a) with linear shunt capacitance, and (b) with nonlinear shunt capacitance which is studied in this paper.

## II. CIRCUIT ANALYSIS

The basic circuit of a Class-E/F<sub>n</sub> PA is shown in Fig. 1. The basic Class-E/F<sub>3</sub> amplifier configuration consists of a single transistor with a shunt capacitor, a series resonant output filter at the fundamental frequency and a parallel series-resonant filter at the third harmonic. The nominal conditions in the Class E/F<sub>3</sub> PA are written as

$$v_s(\pi) = 0 \quad (1)$$

$$\frac{dv_s(\pi)}{d\theta} = 0. \quad (2)$$

The MOSFET drain-to-source parasitic capacitance has a nonlinear characteristic [6]–[10], which is expressed as

$$C_{ds} = \frac{C_{j0}}{\sqrt{1 + \frac{v_s}{V_{bi}}}} \quad (3)$$

where  $V_{bi}$  is the built-in potential, which changes from 0.5 to 0.9 V,  $v_s$  is the switch voltage, and  $C_{j0}$  is the capacitance at  $v_s(0) = 0$ . The driver circuit is a 4-MHz square-wave source with the amplitude of 6 V and offset of 0 V. The dc-feed inductance  $L_{RFC}$  is high enough so that the current through it is the dc-feed current  $I_{DD}$ . The resonant inductor  $L$  is divided into  $L_r$  and  $L_x$ . The resonant filter  $L_r$ – $C$  is resonant at the fundamental frequency and inductor  $L_x$  causes the phase shifts of  $\phi_1$ . During the off state, the current through the MOSFET device is

$$\begin{aligned} i_{mos}(\theta) &= I_{DD} - i_n(\theta) - i_o(\theta) = I_{DD} \\ &\quad - I_n \sin(n\theta) - I_M \sin(\theta + \phi) = i_{Cds}(\theta) \\ &= \frac{\omega C_{j0}}{\sqrt{1 + \frac{v_s}{V_{bi}}}} \frac{dv_s}{d\theta} \end{aligned} \quad (4)$$

where  $i_{Cds}(\theta)$  is the current through the MOSFET parasitic capacitances,  $\phi$  is the initial phase shift,  $I_M$  is the fundamental-frequency current amplitude, and  $I_n$  is the  $n$ th harmonic current

amplitude. From (4) and  $v_s(0) = 0$ , we obtain

$$\int_0^\theta i_{mos}(\theta') d\theta' = \omega \int_0^{v_s} \frac{C_{j0}}{\sqrt{1 + \frac{v'_s}{V_{bi}}}} dv'_s, \text{ for } 0 < \theta < \pi. \quad (5)$$

From (5), one can obtain

$$v_s(\theta) = V_{bi}[(h(\theta) + 1)^2 - 1] \quad (6)$$

where

$$h(\theta) = \frac{I_{DD}\theta + \frac{I_n}{n}(\cos(n\theta) - 1) + I_M(\cos(\theta + \phi) - \cos(\phi))}{2\omega V_{bi} C_{j0}}. \quad (7)$$

Substituting  $\theta = \pi$  and (1) into (6) results in

$$I_{DD}\pi + \frac{I_n}{n}(\cos(n\pi) - 1) - 2I_M \cos(\phi) = 0. \quad (8)$$

Then, substituting  $\theta = \pi$  and (2) into (4) gives

$$I_{DD} + I_M \sin(\phi) = 0 \Rightarrow I_{DD} = -I_M \sin(\phi). \quad (9)$$

The relative amplitude of the  $n$ th harmonic component for any  $n$  can be obtained as [21]

$$I_n = \frac{4I_{DD}}{n\pi}. \quad (10)$$

By substituting (9) and (10) into (8), the initial phase angle  $\phi$  can be calculated from

$$\tan \phi = \frac{2n^2\pi}{8 - n^2\pi^2}. \quad (11)$$

Note that the power loss in the Class-E PA due to finite switching time is small, and efficiency can drop to less than 1% when the maximum transition time is  $\tau = 0.35$  (or  $20^\circ$ ) [26]. For the square gate-to-source voltage, the power conversion efficiency is

$$\eta = \frac{P_o}{P_I} = \frac{RI_M^2}{2I_{DD}V_{DD}} = 1. \quad (12)$$

From (9) and (12), the amplitude of the output current  $I_M$  can be written as

$$I_M = \frac{-2V_{DD} \sin(\phi)}{R}. \quad (13)$$

### A. Equivalent Linear and Nonlinear Shunt Capacitance

The average value of the switch voltage is equal to the dc-supply voltage  $V_{DD}$  which is written as

$$V_{DD} = \frac{1}{2\pi} \int_0^{2\pi} v_s(\theta) d\theta = \frac{V_{bi}}{2\pi} \int_0^\pi [h(\theta) + 1]^2 - 1] d\theta. \quad (14)$$

By solving (14), one can obtain  $R\omega C_{j0}$  as a function of  $V_{DD}$  according to

$$\begin{aligned} R\omega C_{j0} &= \frac{27\pi}{(9\pi^2 + 4)(9\pi^2 + 16)V_{bi}} \times (12V_{bi} \\ &\quad + \sqrt{144V_{bi}^2 + 128V_{DD}V_{bi} - 124\pi^2V_{DD}V_{bi} + 15\pi^4V_{DD}V_{bi}}). \end{aligned} \quad (15)$$




Fig. 2. Theoretical waveforms of switch voltage with linear capacitance  $v_{sL}$  (solid line) and nonlinear shunt capacitor  $v_s$  (dashed line).




Fig. 3. Variation of  $R\omega C_{j0}$  as a function of  $V_{DD}$ .

For the Class E/F<sub>3</sub> with linear shunt capacitance, the switch voltage can be written as

$$v_{sL}(\theta) = \frac{1}{\omega C_L} \times \left[ I_{DD}\theta + \frac{I_n}{n}(\cos(n\theta) - 1) + I_M(\cos(\theta + \phi) - \cos(\phi)) \right] \quad (16)$$

whereas the linear shunt capacitance as [21]

$$C_L = \frac{648\pi}{(9\pi^2 + 4)(9\pi^2 + 16)R\omega}. \quad (17)$$

Fig. 2 shows the switch voltage waveforms of the Class-E/F<sub>3</sub> PA with linear ( $v_{sL}$ ) and nonlinear ( $v_s$ ) shunt capacitances. As seen from Fig. 3, the  $R\omega C_{j0}$  increases with an increase in  $V_{DD}$  and decreases with an increase in  $V_{bi}$ . The value of  $R\omega C_L$  is 0.209, and it is constant with increment of  $V_{DD}$ . The ratio of  $C_{j0}/C_L$  is calculated from (15) and (17). Fig. 4 shows the ratio of  $C_{j0}/C_L$  as a function of  $V_{DD}$ . This ratio increases from 1 to 11 as  $V_{DD}$  increases from 0 to 100 V and decreases with increasing voltage  $V_{bi}$ .

### B. Comparison of Series Reactance for Class-E/F<sub>3</sub> PA With Linear and Nonlinear Shunt Capacitances

Fig. 5 shows the equivalent circuit of the Class-E/F<sub>3</sub> power amplifier at the fundamental frequency, where the voltage across




Fig. 4. Variation of  $C_{j0}/C_L$  as a function of  $V_{DD}$ .




Fig. 5. Equivalent circuit of the Class E/F<sub>3</sub> PA at the fundamental frequency.

the reactance  $L_x$  is written as

$$v_{Lx} = \frac{\omega L_x V_M}{R} \cos(\theta + \phi) \quad \text{for } 0 < \theta < 2\pi. \quad (18)$$

The voltage across the resonant circuit for  $0 < \theta < 2\pi$  is

$$v_{s1}(\theta) = v_o(\theta) + v_{Lx}(\theta) = V_M \sin(\theta + \phi) + \frac{\omega L_x V_M}{R} \cos(\theta + \phi) = V_1 \sin(\theta + \phi_1) \quad (19)$$

where  $V_1$  is the amplitude of  $v_{s1}$  written as

$$V_1 = V_M \sqrt{1 + \left(\frac{\omega L_x}{R}\right)^2} \quad (20)$$

and  $\phi_1$  is the load phase angle obtained by

$$\phi_1 = \phi + \tan^{-1}\left(\frac{\omega L_x}{R}\right). \quad (21)$$

The output voltage of the resonant circuit  $v_{s1}$  has only the fundamental-frequency component of the switch voltage  $v_s$ . Therefore

$$\frac{1}{\pi} \int_0^{2\pi} v_s(\theta) \cos(\theta + \phi_1) d\theta = 0. \quad (22)$$



From (22), it follows that:

$$\tan \phi_1 = \frac{\int_0^\pi v_s(\theta) \cos(\theta) d\theta}{\int_0^\pi v_s(\theta) \sin(\theta) d\theta}. \quad (23)$$

The reactance  $X$  can be defined from (21) as

$$X = \omega L_x = R \tan(\phi_1 - \phi). \quad (24)$$

Fig. 6 shows the normalized reactance  $X/R$  as a function of  $V_{DD}$ , which increases from 0.96 to 0.974 as  $V_{DD}$  increases from


 Fig. 6. Variation of  $X/R$  as a function of  $V_{DD}$ .

 Fig. 7. Variation of  $X/X_L$  as a function of  $V_{DD}$ .

0 to 100 V. The series reactance  $X_L$  in the Class-E/F<sub>3</sub> PA with a linear shunt capacitance is defined as [21]

$$\frac{X_L}{R} = \frac{(9\pi^2 - 20)(9\pi^2 - 32)}{1296\pi}. \quad (25)$$

Consequently, the ratio between the nonlinear and linear reactances can be written as

$$\frac{X}{X_L} = \frac{1296\pi}{(9\pi^2 - 20)(9\pi^2 - 32)} \tan(\phi - \phi_1). \quad (26)$$

Fig. 7 shows the ratio of the series reactances  $X/X_L$  as a function of  $V_{DD}$ . It can be seen that this ratio increases from 1 with increasing voltage and saturates at about 1.014.



### C. Comparison of Peak Switch Voltage and Current for Class E/F<sub>3</sub> With Linear and Nonlinear Shunt Capacitances

The peak switch voltage appears in the range of  $0 < \theta < \pi$ . As a result

$$\frac{|V_{SM}|}{V_{DD}} = \frac{V_{bi}}{V_{DD}} [(h(\theta_{\max}) + 1)^2 - 1]. \quad (27)$$

For the peak voltage value, the derivative value of the switch voltage is zero. Hence, from (4), it can be obtained for  $n = 3$  that

$$I_{DD} - I_3 \sin(3\theta_{\max}) - I_M \sin(\theta_{\max} + \phi) = 0. \quad (28)$$


 Fig. 8. Ratio of  $V_{SM}/V_{DD}$  as a function of  $V_{DD}$ .

 Fig. 9. Ratio of  $V_{SM}/V_{SML}$  as a function of  $V_{DD}$ .

The value of  $\theta_{\max}$  at peak value of the switch voltage cannot be obtained analytically. However, from (28), it can numerically be calculated as  $\theta_{\max} = 0.5\pi$ . Fig. 8 shows the ratio of  $V_{SM}/V_{DD}$  versus  $V_{DD}$  for the PA with linear and nonlinear shunt capacitances. With a nonlinear capacitance, this ratio increases from 3 to about 3.8 as  $V_{DD}$  increases and decreases with increasing  $V_{bi}$ . The ratio of  $V_{SML}/V_{DD}$  with a linear capacitance is constant and equal to 3.142. Fig. 9 shows the ratio of  $V_{SM}/V_{SML}$  as a function of  $V_{DD}$ , where this ratio increases with increasing voltage  $V_{DD}$  and saturates at about 1.23. The peak value of the switch current appears during the on-state. According to numerical calculations, it is confirmed that the value of  $\theta$  which satisfies this condition is approximately  $\theta = 1.79\pi$ . Consequently

$$\frac{I_{SM}}{I_{DD}} = 1 - \frac{I_3}{I_{DD}} \sin(3\theta) - \frac{I_M}{I_{DD}} \sin(\theta + \phi). \quad (29)$$

From (29), it follows that the value of  $I_{SM}/I_{DD}$  is constant and equal to 3.056, which is similar to that of the PA with linear shunt capacitance.

The definition of the output power capability  $c_p$  is

$$c_p = \frac{V_{DD} I_{DD}}{|V_{SM}| |I_{SM}|} \quad (30)$$

where  $V_{SM}$  and  $I_{SM}$  are the peak values of the drain voltage and current of the MOSFET. Fig. 10 shows  $c_p$  versus  $V_{DD}$  where




Fig. 10.  $c_p$  as a function of  $V_{DD}$  for fixed value of  $V_{bi}$ .




Fig. 11.  $c_p/c_{pL}$  as a function of  $V_{DD}$  for fixed value of  $V_{bi}$ .

the value of  $c_p$  decreases from 0.11 to 0.086 with increasing  $V_{DD}$ . On the other hand,  $c_{pL}$  is constant and is equal to 0.104 with linear shunt capacitance. Fig. 11 depicts the ratio of the output power capabilities  $c_p/c_{pL}$ . It can be seen that this ratio decreases from 1 to 0.82 as  $V_{DD}$  is increased from 0 to 100 V.

### III. POWER CONVERSION EFFICIENCY

Generally, each reactive element which is used in the structure of the PA has parasitic resistance. As shown in Fig. 12, we consider the power losses in equivalent series resistance (ESR) of the dc-feed inductor  $r_{LRFC}$ , ESRs of the load network  $r_{LC}$ , parallel resonant filter  $r_{LCS}$ , and the switch on-resistance  $r_s$ . The power loss in  $r_{LRFC}$  is obtained as

$$P_{r_{LRFC}} = \frac{1}{2\pi} \int_0^{2\pi} r_{LRFC} I_{DD}^2 d\theta = r_{LRFC} I_{DD}^2. \quad (31)$$

Similarly, the power loss in  $r_{LC}$  and  $r_{LCS}$  are

$$P_{r_{LC}} = \frac{1}{2\pi} \int_0^{2\pi} r_{LC} i_o^2 d\theta = \frac{r_{LC} I_M^2}{2} \quad (32)$$

$$P_{r_{LCS}} = \frac{1}{2\pi} \int_0^{2\pi} r_{LCS} i_n^2 d\theta = \frac{r_{LCS} I_n^2}{2}. \quad (33)$$




Fig. 12. Equivalent circuit of Class E/F<sub>3</sub> PA including ESRs.

The power loss  $P_{r_s}$  in the switch on-resistance  $r_s$  is

$$\begin{aligned} P_{r_s} &= \frac{1}{2\pi} \int_{\pi}^{2\pi} r_s i_s^2 d\theta \\ &= \frac{r_s}{2\pi} \left[ \pi I_{DD}^2 + \frac{\pi}{2} (I_M^2 + I_3^2) + 6I_M I_{DD} \cos(\phi) + 2I_3 I_{DD} \right]. \end{aligned} \quad (34)$$

As a result, by using (10), (11), (13), and (31)–(34), the power conversion efficiency  $\eta$  is written as

$$\begin{aligned} \eta &= \frac{P_o}{P_o + P_{r_{LC}} + P_{r_{LCS}} + P_{r_s}} \\ &= \left\{ 1 + \frac{r_s}{R} \left[ \frac{1}{2} - \frac{9 \sin(2\phi)}{2\pi} + \left( 1 + \frac{32}{9\pi^2} \right) \sin^2(\phi) \right] \right. \\ &\quad \left. + \frac{16r_{LCS} \sin^2(\phi)}{9\pi^2 R} + \frac{r_{LC}}{R} + \frac{2r_{LRFC} \sin^2(\phi)}{R} \right\}^{-1} \end{aligned} \quad (35)$$

### IV. DESIGN EXAMPLE OF CLASS-E/F<sub>3</sub> PA

#### A. Design Example With Nonlinear and Linear Shunt Capacitances

In this section, the design example of the Class-E/F<sub>3</sub> PA with nonlinear parasitic capacitances of the MOSFET is presented. Because the other elements are functions of  $R$  and the optimum load resistance  $R$  is affected by the nonlinearities, the nonlinearities of the shunt capacitances affect the values of all elements in the PA. When the supply voltage and the output power are given as design specifications, the analytical design equations indicate that the series-resonant-circuit elements  $L$  and  $C$  are independent of the nonlinearity of the shunt capacitances. The PA achieves ZVS/ZDS conditions if the designer uses the MOSFETs that have required output capacitances. The parameter of the nonlinear shunt capacitance is determined by the operating frequency, the load resistance, supply voltage, and built-in potential. This PA is implemented with the IRF530 MOSFET. From the breakdown voltage viewpoint, it is proved that the IRF530 MOSFET is a proper device. The design specifications for the PAs are  $f = 4$  MHz,  $V_{DD} = 25$  V,  $P_{out} = 11.0$  W,  $Q = 10$ , and  $D = 0.5$ . From (11), we obtained  $\phi = -0.61$  rad. Hence, the load resistance is equal to 36  $\Omega$ . From the definition of the loaded quality factor  $Q$ , the inductance  $L$  is written as

$$L = \frac{RQ}{\omega}. \quad (36)$$

**TABLE I**  
 DIFFERENT ELEMENT VALUES OF THE CLASS-E/F<sub>3</sub> PA

Parameters	Values of elements at $V_{DD} = 25$ V	
	Linear capacitance	Nonlinear capacitance
$C_{ds}$ and $C_L$	$C_L = 77.88$ pF	$C_{ds} = 64.63$ pF
$X$	35 $\Omega$	34.56 $\Omega$
$V_{SM}$	78.5 V	93 V
$c_p$	0.104	0.088

**TABLE II**  
 IDENTICAL ELEMENT VALUES OF THE CLASS-E/F<sub>3</sub> PA

Parameters	Values of elements at $V_{DD} = 25$ V	
	Linear capacitance	Nonlinear capacitance
$\phi$	-0.61 rad	-0.61 rad
$V_M$	28.6 V	28.6 V
$I_{DD}$	0.456 A	0.456 A
$P_o$	11.0 W	11.0 W
$I_M$	0.795 A	0.795 A
$I_{SM}$	1.39 A	1.39 A

Then, from (36), it is calculated as  $L = 14.33$   $\mu$ H and, from (25) and (36), the inductance  $L_r$  is defined as

$$L_r = L - L_x = \frac{1}{\omega} [RQ - X] \quad (37)$$

resulting in  $L_r = 12.93$   $\mu$ H. Similarly, the resonant capacitance is defined as

$$C = \frac{1}{\omega^2 L_r} = \frac{1}{\omega [RQ - X]} \quad (38)$$

that results in  $C = 122.5$  pF. The series resonant circuit  $C_3$ - $L_3$  affects the shaping of the transistor current and voltage waveforms. For Class-E/F<sub>3</sub> PA, it is required zero impedance at the third harmonic. Therefore, the value of the  $C_3$ - $L_3$  branch is selected to obtain low impedance at the third harmonic. The initial values for the elements of the resonant circuit  $C_3$ - $L_3$  are as follows:  $L_3 = 10$   $\mu$ H and  $C_3 = 17.56$  pF. The inductance of the RF choke is selected as  $L_f = 100$   $\mu$ H. The values of the elements for nominal conditions in Class-E/F<sub>3</sub> PA with linear and nonlinear shunt capacitances are shown in Table I and II.

### B. Simulation and Test Results

To validate the analytical expressions and the design example in the previous sections, the circuit experiment and PSpice simulation are carried out. The MOSFET model used throughout this paper is obtained from the default package of PSpice, which is licensed by Cadence. A 4-MHz input square waveform with the amplitude of 6 V with offset of 0 V is generated by the function generator Stanford Research DS345. The power gain is calculated by

$$G = 10 \log_{10} \left( \frac{P_o}{P_{in}} \right) \quad (39)$$

**TABLE III**  
 VALUE OF THE ELEMENTS FOR THE NOMINAL CONDITIONS IN THE CLASS-E/F<sub>3</sub> PA

	Theoretical	Simulated	Measured
$R(\Omega)$	36	36	36
$L_{RFC}(\mu\text{H})$	100	100	100
$L(\mu\text{H})$	14.33	14.33	14.2
$C(\text{pF})$	122.5	122.5	122
$C_3(\text{pF})$	17.56	17.16	17
$L_3(\mu\text{H})$	10	10	10.1
$r_{L RFC}(\Omega)$	0.15	0.165	0.17
$r_L(\Omega)$	2.45	2.42	2.5
$r_{L_s}(\Omega)$	1.23	1.25	1.28
$r_s(\Omega)$	0.16	0.16	0.16
$V_{SM}(V)$	93	82.3	82
$I_{SM}(A)$	1.39	1.38	1.38
$V_o(V)$	28.96	28.9	28.5
$P_o(W)$	11.0	10.7	10.5
$P_{in}(mW)$	-	-	30
Gain (dB)	-	-	25
$\eta(\%)$	100	97.27	95.45
THD(%)	0.0	4.81	5.1




Fig. 13. Simulated waveforms of (a) gate-source voltage  $v_g$ , (b) switch voltage  $v_s$ , (c) switch current  $i_s$ , and (d) output voltage  $v_o$  of Class-E/F<sub>3</sub> PA.

where  $P_{in}$  and  $P_o$  are the input power and output power, respectively. The total harmonic distortion (THD) is calculated by

$$\text{THD} = \frac{\sqrt{\sum_{n=2}^{\infty} V_{on}^2}}{V_{o1}} \quad (40)$$

where  $V_{on}$  is a root-mean-square value of the  $n$ th harmonic in the output voltage  $v_o$ . The measured value of THD for the circuit design example is given in Table III. The simulated waveforms of the Class-E/F<sub>3</sub> PA are shown in Fig. 13. The photograph and measured results of the fabricated amplifier are shown in Fig. 14. The waveform of the switch voltage validates that the ZVS and ZDS conditions of the proposed amplifier are achieved. The ESRs of the passive elements are measured by a HP-4284A, and the MOSFET on-resistance is obtained from PSpice model of the IRF530. These values were used for theoretical derivation of the power conversion efficiency and PSpice simulation. The




Fig. 14. (a) Photograph and measured (b) gate–source voltage  $v_g$ , (c) switch current  $i_s$ , (d) switch voltage  $v_s$  and (e) output voltage  $v_o$  of Class-E/ $F_3$  PA.

power losses, output power, and power conversion efficiency are given in Table III. The waveform data of the output voltage  $v_o$  are obtained from the Tektronix TDS3014B. For measurements of the voltage and power losses, a 34401A Digital Multimeter is used.

## V. CONCLUSION

In this paper, an analysis of the Class-E/ $F_3$  PA with nonlinear shunt capacitance is presented for the duty ratio of 0.5. The theoretical results were achieved using both analytical and numerical calculations. One design procedure is given for an example at operating frequency of 4 MHz. When the supply voltage and output power are specified, all parameters are independent of the nonlinearity of the shunt capacitances. The nonlinear shunt capacitance is determined through the operating frequency, the load resistance, dc-supply voltage, and built-in potential voltage. The different parameters, such as series reactance, peak switch voltage, and power output capability are compared for Class-E/ $F_3$  PAs with linear and nonlinear shunt capacitance. The

theoretical results were validated by PSpice simulation using a model of the real transistor and by experimental results. The calculated and measured results were in good agreement. In particular, the switch voltage waveform satisfied both conditions for optimum operation. It is shown analytically that the maximum switch voltage and output power capability have been affected by the nonlinearity of the shunt capacitance. On the other hand, the amplitude of the output voltage and output current is always proportional to the dc supply voltage and current with an identical proportion constant and is not affected by the nonlinearity of the shunt capacitance. Two design examples of the Class-E/ $F_3$  PAs with IRF530 MOSFETs and lumped elements at operating frequency of 4 MHz are given. The experimental results show the validity of the analytical expressions derived at ZVS and ZDS conditions.

## REFERENCES

- [1] N. O. Sokal and A. D. Sokal, "Class E—A new class of high efficiency tuned single-ended switching power amplifiers," *IEEE J. Solid-State Circuits*, vol. SSC-10, no. 6, pp. 168–176, Jun. 1975.
- [2] A. Mediano and N. O. Sokal, "A class-E RF power amplifier with a flat-top transistor-voltage waveform," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5215–5221, Nov. 2013.
- [3] F. H. Raab, "Suboptimum operation of Class-E RF power amplifiers," in *Proc. RF Technol. Expo.*, Santa Clara, CA, USA, Feb. 14–16, 1989, pp. 85–98.
- [4] T. Suetsugu and M. Kazimierczuk, "Design procedure of class-E amplifier for off-nominal operation at 50% duty ratio," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 7, pp. 1468–1476, Jul. 2006.
- [5] S. Aldhafer, P. C.-K. Luk, and J. F. Whidborne, "Tuning Class E inverters applied in inductive links using saturable reactors," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2969–2978, Jun. 2014.
- [6] M. J. Chudobiak, "The use of parasitic nonlinear capacitors in class-E amplifiers," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 41, no. 12, pp. 941–944, Dec. 1994.
- [7] T. Suetsugu and M. K. Kazimierczuk, "Comparison of class E amplifier with nonlinear and linear shunt capacitance," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 8, pp. 1089–1097, Aug. 2003.
- [8] T. Suetsugu and M. K. Kazimierczuk, "Analysis and design of class E amplifier with shunt capacitance composed of nonlinear and linear shunt capacitances," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 7, pp. 1261–1268, Jul. 2004.
- [9] H. Sekiya, Y. Arifuku, H. Hase, J. M. Lu, and T. Yahagi, "Investigation of class-E amplifier with nonlinear capacitance for any output Q and finite DC-feed inductance," *IEICE Trans. Fundam.*, vol. E89-A, no. 4, pp. 873–881, Apr. 2006.
- [10] A. Mediano, P. M. Gaudio, and C. K. Bernal, "Design of class E amplifier with nonlinear and linear shunt capacitances for any duty cycle," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 3, pp. 484–492, Mar. 2007.
- [11] T. Suetsugu and M. K. Kazimierczuk, "Voltage-clamped class E amplifier with a Zener diode across the switch," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 4, Phoenix, AZ, USA, May 2002, pp. 361–364.
- [12] T. Suetsugu and M. K. Kazimierczuk, "Design procedure for lossless voltage-clamped class E amplifier with a transformer and a diode," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 56–64, Jan. 2005.
- [13] Z. Kaczmarczyk, "High-efficiency class E,  $EF_2$ , and  $E/F_3$  inverters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 10, pp. 1584–1593, Oct. 2006.
- [14] A. Grebennikov, "High-efficiency class-FE tuned power amplifiers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 11, pp. 3284–3292, Nov. 2008.
- [15] S. D. Kee, I. Aoki, A. Hajimiri, and D. Rutledge, "The class-E/F family of ZVS switching amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 6, pp. 1677–1690, Jun. 2003.
- [16] F. You, S. He, X. Tang, and X. Deng, "High-efficiency single-ended class-E/ $F_2$  power amplifier with finite dc feed inductor," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 1, pp. 32–40, Jan. 2010.
- [17] J. Kim, B. Kim, and Y. Y. Woo, "Advanced design of linear Doherty amplifier for high efficiency using saturation amplifier," in *Proc. IEEE MTT-S Int. Microw. Symp. Dig.*, 2007, pp. 1573–1576.

- [18] I. Kim, Y. Y. Woo, S. Hong, and B. Kim, "High efficiency hybrid EER transmitter for WCDM application using optimized power amplifier," in *Proc. 37th Eur. Microw. Conf.*, 2007, pp. 182–185.
- [19] M. Vasić, O. García, J. Oliver, P. Alou, D. Diaz, J. Cobos, A. Gimeno, J. Pardo, C. Benavente, and F. Ortega, "Efficient and linear power amplifier based on envelope elimination and restoration," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 5–9, Jan. 2012.
- [20] M. Vasić, O. García, J. Oliver, P. Alou, D. Diaz, P. Prieto, and J. Cobos, "Envelope amplifier based on switching capacitors for high-efficiency RF amplifiers," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1359–1368, Mar. 2012.
- [21] A. Grebennikov, "High-efficiency class E/F lumped and transmission-line power amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 59, no. 6, pp. 1579–1588, Jun. 2011.
- [22] M. Hayati, A. Sheikhi, and A. Grebennikov, "Design and analysis of class E/F<sub>3</sub> power amplifier with nonlinear shunt capacitance at non-optimum operation," *IEEE Trans. Power Electron.*, DOI: 10.1109/TPEL.2014.2358580, Sep. 17, 2014.
- [23] A. Sanchez-Ruiz, M. Mazuela, S. Alvarez, G. Abad, and I. Baraia, "Medium voltage–high power converter topologies comparison procedure, for a 6.6 kV drive application using 4.5 kV IGBT modules," *IEEE Trans. Ind. Electron.*, vol. 59, no. 3, pp. 1462–1476, Mar. 2012.
- [24] G. Zhang, Z. Li, B. Zhang, D. Qiu, W. Xiao, and W. A. Halang, "A Z-source half-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1269–1279, Mar. 2014.
- [25] K. Fukui and H. Koizumi, "Class E rectifier with controlled shunt capacitor," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3704–3713, Aug. 2012.
- [26] M. Kazimierzczuk, "Effects of the collector current fall time on the class E tuned power amplifier," *IEEE J. Solid-State Circuits*, vol. SSC-18, no. 2, pp. 181–193, Apr. 1983.



**Mohsen Hayati** received the B.E. degree in electronics and communication engineering from Nagarjuna University, Guntur, India, in 1985, and the M.E. and Ph.D. degrees in electronics engineering from Delhi University, Delhi, India, in 1987 and 1992, respectively.

He joined the Electrical Engineering Department, Razi University, Kermanshah, Iran, as an Assistant Professor in 1993, where he is currently an Associate Professor. He has published more than 150 papers in international and domestic journals and conferences.

His current research interests include a microwave and millimeter wave devices and circuits, application of computational intelligence, artificial neural networks, fuzzy systems, neurofuzzy systems, electronic circuit synthesis, modeling and simulations.



**Akram Sheikhi** received the B.E. degree from Shariaty University, Tehran, Iran, in 2007, and the M.Sc. degree in electronics engineering from the Department of Electrical Engineering, Razi University, Kermanshah, Iran, in 2010, where she is currently working toward the Ph.D. degree in electronics engineering.

Her research interests include microwave filter and high-frequency high-efficiency mixed-mode power amplifiers.



**Andrei Grebennikov** (M'99–SM'04) received the Dipl.Eng. degree in radio electronics from the Moscow Institute of Physics and Technology, Moscow, Russia, in 1980, and the Ph.D. degree in radio engineering from the Moscow Technical University of Communications and Informatics, Moscow, in 1991.

He obtained a long-term academic and industrial experience working with the Moscow Technical University of Communications and Informatics, Moscow, the Institute of Microelectronics,

Singapore, M/A-COM, Cork, Ireland, Infineon Technologies, Munich, Germany, and Linz, Austria, and Bell Labs, Alcatel-Lucent, Dublin, Ireland, as an Engineer, Researcher, Lecturer, and Educator. He has lectured as a Guest Professor with the University of Linz, Linz, and presented short courses and tutorials as an Invited Speaker at the IEEE Microwave Theory and Techniques Society International Microwave Symposia, European and Asia-Pacific Microwave Conferences, the Institute of Microelectronics, Singapore, Motorola Design Centre, Penang, Malaysia, the Tomsk State University of Control Systems and Radio electronics, Tomsk, Russia, and the Aachen Technical University, Aachen, Germany. He is an author and coauthor of more than 100 papers, holds 30 European and US patents and patent applications, and authored six books dedicated to RF and microwave circuit design.