

# A High-Efficiency Fast-Transient-Response Buck Converter with Analog-Voltage-Dynamic-Estimation Techniques

Yuh-Shyan Hwang, *Senior Member, IEEE*, An Liu, Yuan-Bo Chang, and Jiann-Jong Chen, *Senior Member, IEEE*

**Abstract**—A fast-transient-response buck converter utilizing analog-voltage-dynamic-estimation (AVDE) techniques is proposed in this paper. The responses of the proposed buck converter are very fast when load changes between heavy load and light load. The switching frequency of the proposed buck converter is 1 MHz for nominal 3.3 V input and 1.0–2.5 V output range application. Experimental results prove that the proposed scheme improves the transient response to within 2  $\mu$ s and that its maximum power efficiency can be up to 95%. The maximum load current is 300 mA. The proposed AVDE buck converter has been fabricated with a commercial 0.35  $\mu$ m CMOS 2P4M process, the total chip area is about 1.5 mm  $\times$  1.5 mm, including PADS.

**Index Terms**—Buck converter, derivative output ripple voltage (DORV), pulsewidth modulation (PWM), transient response.

## I. INTRODUCTION

With the growing demand for portable electronic devices and the development of semiconductor manufacturing technology, conversion efficiency, power consumption, and component size become the most important design criteria of power supply [1]–[4]. Switching converters are used because of their higher conversion efficiencies. Fast dynamic response is required when the system status changes between idle and active modes or vice versa, and the tasks to extend battery life and to improve power conversion efficiency constantly challenge the designers. Since the recurrent load switching demands fast load transient response with recovery times in the order of microseconds, the switching frequency of the converter should be in the megahertz range [5].

Although the transient response of a hysteresis voltage-mode control converter that manipulates output voltage directly may be acceptable, the variable switching frequency of the hysteresis-control scheme leads to a wide noise spectrum and serious electromagnetic interference (EMI) shielding problems

[6]. The transient response of a current-mode control switching converter may also be acceptable because of the inductor current that is fed forward to the PWM generator; a complicated integrated current sensor is needed. To solve this problem, the  $V^2$  control converter [7]–[9] is introduced, where the inductor current is sensed by the equivalent series resistor ( $R_{ESR}$ ) of the output capacitor. The output voltage ripple of a  $V^2$  control converter is produced by the inductor current through impedance, which consists of three components:  $R_{ESR}$ , equivalent series inductance ( $L_{ESL}$ ), and the pure capacitor  $C_L$  impedance [10]. Because the phase delay increases as the  $C_L$  value decreases, and the output ripple is dominated by the  $\Delta I_L \times R_{ESR}$  term, a large  $R_{ESR} \times C_L$  value is generally required to detect the inductor current, whereas the values of  $L_{ESL}$  and  $1/j\omega C_L$  should be small enough to be ignored [11], [12]. Like the peak current-mode control,  $V^2$  control also suffers from subharmonic oscillations [5].

In order to alleviate the influence of a large  $R_{ESR}$  value, a derivative output ripple voltage (DORV) technique is proposed [12]–[14] to detect the inductor current through the differential output voltage. The waveforms of DORV and inductor current under steady state are basically the same except for their dc levels. However, there are nearly identical but opposite pulsations or changes in the waveforms of DORV and inductor current at the instant of load change. Such characteristic is exploited in this study. The current signals, which are of no use by themselves in transient states, are extracted and introduced to the control circuitry. Such control scheme does not affect the steady state, but it will reduce the transient time when a load change occurs. However, its inherent characteristics make it difficult for DORV control to detect dc components accurately and to deal with the influence of  $L_{ESL}$  effectively.

Therefore, a new analog-voltage-dynamic-estimation (AVDE) technique, which is based on DORV and usage of filters, is proposed in this study. The transient response of the proposed AVDE buck converter is faster than a conventional buck converter. The EMI problems are minor, and no slope compensation is required as in peak current-mode control. Furthermore, the circuit is very simple to implement. A buck converter applying the proposed AVDE technique can achieve peak efficiency of 95% and has transient response time of only 2  $\mu$ s. There are two reasons why the efficiency of the proposed converter may be further improved. First, the voltage control circuit is intrinsically simple. Second, the losses of the power MOSs are reduced. The area ratio of the power PMOS and power NMOS ( $\text{Area}_{(PMOS)}/\text{Area}_{(NMOS)}$ ) is 2.6:1 instead of

Manuscript received April 19, 2014; revised June 13, 2014; accepted July 22, 2014. Date of publication August 5, 2014; date of current version February 13, 2015. This work was sponsored by the National Science Council (NSC) under the Project 100-2221-E-027-061 and Project 102-2221-E-027-106. Recommended for publication by Associate Editor M. Ferdowsi.

Y.-S. Hwang, Y.-B. Chang, and J.-J. Chen are with the Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan (e-mail: yshwang@ntut.edu.tw; sp01250@hotmail.com; jjchen@ntut.edu.tw).

A. Liu is with the Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan, and also with the Department of Computer Science and Information Engineering, St. John's University, New Taipei City 25135, Taiwan (e-mail: liuan@mail.sju.edu.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2345459




Fig. 1. Differentiator implemented by a VCCS circuit.




Fig. 2. Concept of the DORV under steady load.

the conventional value of 3:1. Such design leads to less power MOSs losses and is discussed further later in this paper.


The proposed AVDE control technique will be introduced in Section II, and the circuit descriptions of the proposed AVDE buck converter is described in Section III. The experimental results are shown in Section IV to verify the design and performance as claimed. Finally, conclusions are made in Section V.

## II. PROPOSED AVDE BUCK CONVERTER

### A. Concept of AVDE

The problems of DORV are discussed first. The differentiator is implemented by a voltage-control current-source (VCCS) circuit [12] as shown in Fig. 1 where  $V_{out}$  is the output voltage of a buck converter. The OP amplifier and the NMOS switch  $M_3$  form a negative feedback circuit to generate the differential current  $I_d$  with capacitor  $C_d$ . The current  $I_d$  is then mirrored and amplified  $k$  times by  $M_1$  and  $M_2$  to produce the output voltage  $V_d$ , which can be expressed as follows:

$$V_d = kR_o I_d \quad (1)$$


 Fig. 3. Waveforms of  $V_f$  and  $I_L$  when the load changes instantaneously from light to heavy load and from heavy to light load. From top to bottom, vertical scale: 2 V/div, 500 mA/div; horizontal scale: 20  $\mu$ s/div.

where  $R_o$  is the equivalent output resistance of the VCCS circuit.

If we neglect the effect of  $L_{ESL}$  for the moment and consider only  $R_{ESR}$  and  $C_L$ , we get

$$V_d = kC_d R_o \left( \frac{dV_{out}}{dt} \right) = kC_d R_o \left( R_{ESR} \frac{dI_L}{dt} + \frac{I_L}{C_L} \right). \quad (2)$$

As can be seen from (2),  $V_d$  contains the information of the inductor current  $I_L$  even with small  $R_{ESR}$ . By contrast, a large  $R_{ESR}$  is needed by a conventional  $V^2$  control.

If the influence of  $L_{ESL}$  is considered,  $V_d$  can be expressed as follows:

$$\begin{aligned} V_d &= kC_d R_o \left( \frac{dV_{out}}{dt} \right) \\ &= kC_d R_o \left( R_{ESR} \frac{dI_L}{dt} + L_{ESL} \frac{d^2 I_L}{dt^2} + \frac{I_L}{C_L} \right). \quad (3) \end{aligned}$$

A typical waveform of  $V_d$  under steady load is shown in Fig. 2. Because of the high-frequency components associated with  $L_{ESL}$  and  $R_{ESR}$ , the waveform of  $V_d$  does not resemble the waveform of the inductor current  $I_L$ . Such waveform distortion is the first inherent problem or limitation of the DORV. The high-frequency components in the waveform of  $V_d$  can be filtered out by adding a capacitor in the differential circuit [1] to obtain a signal  $V_f$ , the detected  $I_L$  or the pseudo current, whose waveform is almost identical to that of  $I_L$  as shown in Fig. 2.

The waveforms of  $V_f$  and  $I_L$  when the load changes instantaneously from light to heavy load and from heavy to light load are shown in Fig. 3, where the upper waveform is the waveform of  $V_f$  or the sensed waveform, and the lower waveform is the actual waveform of  $I_L$ . While both waveforms are almost identical as in the steady state mentioned earlier, their dc levels are not the same. Such inability to track the dc level of  $I_L$  is the second limitation of the DORV. The waveform of  $V_f$  can never follow  $I_L$  exactly.

However, notice that there are sudden pulsations or changes of  $V_f$  that are almost exactly the same but opposite to those of  $I_L$  as highlighted by the dashed circles in Fig. 3. Therefore, it can be concluded that:

- 1) The waveforms of  $V_f$  and  $I_L$  under steady state are almost the same except for their dc levels.




Fig. 4. Block diagram of the proposed AVDE buck converter.

- 2) There are almost same but opposite pulsations or changes in the waveforms of  $V_f$  and  $I_L$  at the instant of load change. More detail follows.

The dc level is denoted as  $V_{dc-C_L}$ . The output voltage  $V_{out}$  can be rewritten as (4) with the effect of  $L_{ESL}$  included

$$V_{out} = L_{ESL} \frac{dI_L}{dt} + R_{ESR} I_L + \frac{1}{C_L} \int I_L dt + V_{dc-C_L} \quad (4)$$

and  $V_d$  can be expressed as follows:

$$\begin{aligned} V_d &= \frac{dV_{out}}{dt} \\ &= kC_d R_o \left( L_{ESL} \frac{d^2 I_L}{dt^2} + R_{ESR} \frac{dI_L}{dt} \right. \\ &\quad \left. + \frac{I_L}{C_L} + \frac{dV_{dc-C_L}}{dt} \right). \end{aligned} \quad (5)$$

A capacitor is used as a high-frequency filter to eliminate the  $R_{ESR}$  and  $L_{ESL}$  terms. The effectiveness of the filter is shown in Fig. 2, and the signal  $V_f$  can be expressed as follows:

$$V_f \approx kC_d R_o \left( \frac{I_L}{C_L} + \frac{dV_{dc-C_L}}{dt} \right). \quad (6)$$

The  $V_{dc-C_L}$  term is eliminated by the differentiator and only information of  $I_L$  remains under constant load. On the other hand, the  $dV_{dc-C_L}/dt$  term contains important information of load changes, and can be integrated into the PWM sawtooth wave. This is why the proposed AVDE controller can improve the transient response time when load changes and has no adverse effect on the steady state.

The development of the AVDE control circuit and the implementation of the proposed AVDE buck converter with fast transient response are described later.




Fig. 5. Converters responses when load current changes from light to heavy: (a) with AVDE; (b) without AVDE. From top to bottom, vertical scale: 50 mA/div, 100 mA/div, 200 mV/div, 200 mV/div, 10 mV/div; horizontal scale: 2  $\mu$ s/div.




Fig. 6. Converter responses when load current changes from heavy to light: (a) with AVDE; (b) without AVDE. From top to bottom, vertical scale: 50 mA/div, 100 mA/div, 200 mV/div, 200 mV/div, 10 mV/div; horizontal scale: 2  $\mu$ s/div.

## B. Proposed AVDE Controller

The block diagram of the proposed AVDE buck converter is shown in Fig. 4. It is composed of a buck converter that contains two MOS power switches and a second-order  $LC$  filter [15], a nonoverlapping circuit and driving circuit, a pulsewidth modulator (PWM), a PID compensator, and a ramp and differentiator-filter subtractor (RDFS) circuit, which consists of a ramp generator, a voltage-to-current converter ( $V$  to  $I$ ), a differentiator,



abruptly, which causes a sudden increase in  $V_m$  as highlighted by the dashed circle in Fig. 6(a). This sudden increase in  $V_m$  also leads to the desired correction of the  $V_{duty}$  to quicken the recovery of  $V_{out}$  as shown in Fig. 6(a). The response of a conventional converter is shown in Fig. 6(b) for comparison.

It should be noted that slope compensation is not needed because the proposed AVDE buck converter is operated in voltage control mode rather than in peak current control mode.

It is clear that the proposed AVDE technique, which utilizes the RDFS signal  $V_m$ , can detect the load changes correctly and improve the transient response significantly. The circuit implementation of the proposed AVDE converter is described in the next section.

### III. CIRCUIT DESCRIPTIONS

#### A. RDFS Circuit

Fig. 7(a) shows the RDFS, which consists of a differentiator, a filter [12], a ramp generator, a voltage-to-current converter ( $V$  to  $I$ ), and a subtractor.

The input voltage  $V_{fb}$  comes from the voltage divider circuit of the converter output voltage  $V_{out}$  and contains information of the inductor current. As mentioned in Section II,  $V_{fb}$  ( $= k_{fb} V_{out}$ ) is composed of four components:  $L_{ESL}(dI/dt)$ ,  $R_{ESR}I$ ,  $(1/C_L) \int Idt$ , and  $V_{dc-C_L}$ . The  $V_{fb}$  passes through a differentiator, composed by OP<sub>1</sub>,  $C_1$ , and  $M_{fa}$ , to obtain differential signal  $I_d$ , which is mirrored by  $M_{P1a}$  and  $M_{P1b}$  and then filtered by a 5 pF capacitor  $C_2$  to eliminate the high-frequency components related to  $L_{ESL}(d^2I/dt^2)$  and  $R_{ESR}(dI/dt)$ . As a result, the final output voltage  $V_f$  and thus the current  $I_f$  derived by  $M_{N1b}$  is free from the influence of  $R_{ESR}$  and  $L_{ESL}$  and retains only terms proportional to  $I/C_L$  (information of inductor current) and  $dV_{dc-C_L}/dt$  (information of load variation).

The ramp generator generates a ramp signal using the basic PWM technique [17] [see Fig. 7(a)]. The reference voltage  $V_{ref2}$  is inputted to the OP amplifier to generate  $I_B$ , which is mirrored by  $M_{P1}$  and  $M_{P2}$  to obtain a constant current  $I_{B2}$  ( $= kI_B$ ). The path of  $I_{B2}$  and thus the charging or discharging of  $C_R$  depends on the ON/OFF state of switch  $M_{N2}$ , which, in turn, depends on the output voltage  $V_{clk}$  of the INV-Schmitt trigger [16], which, in turn, depends on the output ramp voltage  $V_r$ . When  $V_r$  is low,  $V_{clk}$  is low (logic 0),  $M_{N2}$  is OFF,  $C_R$  is charged by  $I_{B2}$ , and  $V_r$  rises linearly with time. When  $V_r$  reaches  $V_H$ , the Schmitt trigger changes its state,  $V_{clk}$  is HIGH (logic 1),  $M_{N2}$  is ON,  $I_{B2}$  flows through  $M_{N2}$ ,  $C_R$  is discharged through  $M_{N2}$  to ground, and  $V_r$  drops very quickly toward ground level. When  $V_r$  reaches  $V_L$ , the Schmitt trigger changes its state again, and the earlier process repeats itself all over again. The waveforms  $V_r$  and  $V_{clk}$  are shown in Fig. 7(b).

The ramp frequency  $f_r$  can be expressed as (7) and is set to 1 MHz in the proposed AVDE buck converter

$$f_r = \frac{I_{B2}}{C_R \times \Delta V}. \quad (7)$$

The ramp voltage  $V_r$  is inputted to the voltage-to-current converter ( $V$  to  $I$ ) to obtain a ramp current  $I_r$  in the same way  $I_{B2}$  is obtained from external power supply  $V_{ref2}$ .




Fig. 8. PID compensator.

TABLE I  
COMPONENT PARAMETERS OF THE PID COMPENSATOR

Resistor and Capacitor	Value
$R_{C2}$	300 k $\Omega$
$R_{C1}$	1 k $\Omega$
$R_{fb}$	10 k $\Omega$
$C_{C2}$	10 nF
$C_{C1}$	1 nF

Finally, the current  $I_m = I_r - I_f$  is obtained and flows through the resistor  $R_m$  in the subtractor to produce the RDFS output signal  $V_m$ , which can be expressed as follows:

$$V_m = \underbrace{V_r - kC_1R_o \left( \frac{I}{C_L} \right)}_{V_{ramp} - \text{pseudo current}} - \underbrace{kC_1R_o \left( \frac{dV_{dc-C_L}}{dt} \right)}_{\text{dynamic detection}}. \quad (8)$$

The  $V_{ramp}$ -pseudocurrent term is concealed in the ramp and does not affect the correct duty cycle switching times. The dynamic detection term is the main contribution factor for the fast transient response.

#### B. PID Compensator Circuit

The PID compensator circuit is shown in Fig. 8 where  $V_{fb}$  is the converter output voltage derived from the voltage divider circuit,  $V_{ea}$  is the output voltage of the PID compensator, and  $V_{ref}$  is the external reference voltage. The  $C_{C2}$ ,  $R_{C2}$ ,  $C_{C1}$ ,  $R_{C1}$ , and  $R_{fb}$  are the external components. The PID compensator can extend the crossover frequency and increase the phase margin and loop gain to improve the stability of the proposed converter [18].

The transfer function of the PID compensator can be described as

$$\frac{V_{ea}}{V_{fb}} = \frac{R_{C2}}{R_{fb}} \frac{(S + (1/C_{C1}R_{C1})) (S + (1/C_{C2}R_{C2}))}{S(S + (1/C_{C1}R_{fb}))}. \quad (9)$$

The component parameters of the PID compensator are listed in Table I. The simulation result of the closed-loop gains of the buck converter at 2.5 V output voltage and 1 MHz switching frequency when the load currents are 300 and 30 mA are shown in Fig. 9(a) and (b), respectively. The result shows that the low frequency gain is about 37 dB, the crossover frequency is about 177.5 kHz (about 1/5–1/10 of main switching frequency), and the phase margin is 50.9°. The simulation result shows that the proposed buck converter is very stable.





Fig. 9. Open-loop gain at  $V_{out} = 2.5V$  and switching frequency = 1 MHz. (a)  $I_{Load} = 300$  mA. (b)  $I_{Load} = 30$  mA.




Fig. 10. PWM Symbol




Fig. 11. Nonoverlapping circuit and driving circuit and its typical timing diagram.




Fig. 12. Power loss versus area ratio ( $Area_{power\_PMOS}/Area_{power\_NMOS}$ ).




Fig. 13. Percentages of total power MOS loss of individual losses.






Fig. 14. Chip microphotograph and configuration of the proposed AVDE buck converter.

C. Pulsewidth Modulator


The PWM circuit is basically a comparator as shown in Fig. 10. The RDFS signal  $V_m$  and the PID compensator signal  $V_{ea}$  are inputted to generate the duty cycle signal  $V_{duty}$ .




(a)



(b)




(c)




(d)

Fig. 15. Steady-state responses of the proposed AVDE buck converter at  $V_{in} = 3.3$  V and  $I_{Load} = 50$  mA. (a)  $V_{out} = 1$  V and  $D = 30.3\%$ . (b)  $V_{out} = 1.5$  V and  $D = 45.4\%$ . (c)  $V_{out} = 1.8$  V and  $D = 54.5\%$ . (d)  $V_{out} = 2.5$  V and  $D = 75.8\%$ .




(a)




(b)

Fig. 16. Transient responses of the proposed AVDE buck converter at  $V_{in} = 3.3$  V and  $V_{out} = 1.8$  V. (a)  $I_{Load}$  changes from 80 to 240 mA. (b)  $I_{Load}$  changes from 240 to 80 mA.



(a)



(b)

Fig. 17. Transient responses of the proposed AVDE buck converter at  $V_{in} = 3.3$  V and  $V_{out} = 2.5$  V. (a)  $I_{Load}$  changes from 80 to 240 mA. (b)  $I_{Load}$  changes from 240 to 80 mA.





Fig. 18. Power efficiencies of the proposed AVDE buck converter. (a)  $V_{in} = 3.3$  V. (b)  $V_{in} = 2.5$  V.




Fig. 19. Voltage regulations of the proposed AVDE buck converter with input voltage  $V_{in} = 3.3$  V (line with squares (black):  $V_{out} = 1.8$  V; line with circles (red):  $V_{out} = 2.5$  V).

TABLE II  
SUMMARY OF SPECIFICATIONS AND PERFORMANCE

Technology	0.35 $\mu$ m 2P4M 3.3/5 V	
Input voltage	1.8–3.6 V (3.3 V nominal)	
Output voltage range	1.0–2.5 V	
Max. load current	300 mA	
Max. output ripple	40 mV	
Inductor ( $L$ ) (off-chip)	4.7 $\mu$ H	
Output capacitor ( $C_L$ ) (off-chip)	10 $\mu$ F ( $R_{ESR} \approx 150$ m $\Omega$ )	
Transient response	Rise (80 mA $\rightarrow$ 240 mA)	2 $\mu$ s
	Fall (240 mA $\rightarrow$ 80 mA)	2 $\mu$ s
Load regulation	25.25 ppm/mA	
Line regulation	0.88%/V at $V_{out} = 2.5$ V, $I_{Load} = 150$ mA	
Peak power efficiency	95% at $V_{out} = 2.5$ V, $I_{Load} = 110$ mA	
Switching frequency	1 MHz	
Chip area (with PADS)	1.5 mm $\times$ 1.5 mm	

#### D. Nonoverlapping Circuit and Driving Circuit

The nonoverlapping circuit and driving circuit [19] is shown in Fig. 11. It receives the duty cycle signal  $V_{duty}$  from the PWM to generate the control signals  $V_p$  and  $V_n$ , which does not only control the PMOS and NMOS power switches but also prevent them from being turned ON at the same time. If the two power switches conduct at the same time, the supply voltage  $V_{DD}$  is shorted to ground and large currents occur. This not only wastes energy and generates heat but may also overheat or even damage the circuit. Since large transistor gate areas means large capacitances, driver circuits are needed to boost the driving capacity to make the rising edges and the falling edges of the waveforms as steep as possible so that the control signals  $V_p$  and  $V_n$  are as close to ideal square waves as possible.

#### E. Power Dissipation Analysis

There are three major power losses in a buck converter: control circuit loss, power MOS loss and inductor conduction loss (core loss and winding loss). If only the control circuit, the power consumption of the subcircuits is about 0.74% of the total buck converter power consumption. Power MOS loss composes about 80% of the total loss, whereas control circuit loss and inductor conduction loss compose about 20% of the total loss. The power loss related to power MOSs in a buck converter comprises conduction loss and switching loss. Conduction loss is dependent on the  $W/L$  ratio. Switching loss consists of PMOS switching loss, NMOS switching loss, gate drive loss, NMOS body diode loss, and MOS output capacitance loss. Switching loss is also dependent on the  $W/L$  ratio. In general, the area of power PMOS is about three times that of power NMOS due to hole–electron mobility ratio considerations.

Software Hspice is used in this study to extract the simulation parameters to perform the power loss simulation for the proposed buck converter at normal  $V_{in} = 3.3$  V and  $V_{out} = 2.5$  V, with the area ratio of power PMOS to power NMOS ( $Area_{(PMOS)}/Area_{(NMOS)}$ ) ranging from 2 to 3.4, and the results are shown in Fig. 12. The power MOS

TABLE III  
COMPARISON OF RECENTLY PUBLISHED CMOS BUCK CONVERTERS

	2008 [12]	2009 [13]	2009 [20]	2012 [21]	2013 [22]	2014[23]	This Work
Technology	0.35 $\mu\text{m}$	0.35 $\mu\text{m}$	65 nm	0.35 $\mu\text{m}$	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$	0.35 $\mu\text{m}$
Inductor	N/A	4.7 $\mu\text{H}$	4.7 $\mu\text{H}$	22 $\mu\text{H}$	4.7 $\mu\text{H}$	78 nH	4.7 $\mu\text{H}$
Output capacitor	10 $\mu\text{F}$	4.7 $\mu\text{F}$	4.7 $\mu\text{F}$	22 $\mu\text{F}$	47 $\mu\text{F}$	0.94 $\mu\text{F}$	10 $\mu\text{F}$
Input voltage	2.4 V	2.8–3.6 V	3.3 V	2.6–3.6 V	0.9–1.5 V	3.3 V	1.8–3.6 V (3.3 V nominal)
Output voltage	1.8 V	2 V	1.2 V	0.6–2.1 V	0.3–0.9 V	0.7–2.5 V	1.0–2.5 V
Max. load current	500 mA	500 mA	500 mA	N/A	320 mA	6000 mA	300 mA
Switching frequency	500 kHz	800 kHz	800 kHz	1 MHz	1 MHz	40 MHz	1 MHz
Transient response (step load change)	10 $\mu\text{s}$ at 450 mA	10 $\mu\text{s}$ at 300 mA	8 $\mu\text{s}$ at 200 mA	9 $\mu\text{s}$ at 450 mA	5 $\mu\text{s}$ at 320 mA	5 ns at 5000 mA	2 $\mu\text{s}$ at 160 mA
Load regulation (ppm/mA)	N/A	16.5	22.2	N/A	83	N/A	25.25
Peak efficiency	N/A	93%	92%	90%	91.5%	86.1%	95.78%
Chip area (with PADS)	1.8 mm $\times$ 1 mm	1.88 mm $\times$ 1.54 mm	1.12 mm $\times$ 0.88 mm	1.6 mm $\times$ 1.9 mm	1.34 mm $\times$ 1.23 mm	2.5 mm $\times$ 3.1 mm	1.5 mm $\times$ 1.5 mm
FOM <sub>a</sub> <sup>1</sup>	N/A	0.0358	0.0435	0.0222	0.0171	0.000053	0.0131
FOM <sub>b</sub> <sup>2</sup>	44.44	66.67	80.00	N/A	48.83	0.0077	41.67
FOM <sup>3</sup>	N/A	71.68	86.96	N/A	53.36	0.0089	43.50

$$^1\text{FOM}_a = \frac{\text{Transient Response Time } (\mu\text{s}) / \text{Step Load Change (mA)}}{\text{Peak Efficiency (\%)}}$$

$$^2\text{FOM}_b = \frac{\text{Transient Response Time } (\mu\text{s}) / \text{Step Load Change (mA)}}{\text{Max. Load Current (mA)}} \times 10^6.$$

$$^3\text{FOM} = \frac{\text{Transient Response Time } (\mu\text{s}) / \text{Step Load Change (mA)}}{\text{Peak Efficiency (\%)} \times \text{Max. Load Current (mA)}} \times 10^6.$$

loss is composed of PMOS conduction loss (P\_PMOS\_con), PMOS switching loss (P\_PMOS\_sw), gate drive loss (P\_gate), body diode loss (P\_BodyDiode), NMOS conduction loss (P\_NMOS\_con), and MOSs output capacitance loss (P\_Coss). The percentages of total power MOS loss of these individual losses are shown in Fig. 13. Since the simulation results show that the power loss is minimal when the area ratio (Area<sub>power\_PMOS</sub>/Area<sub>power\_NMOS</sub>) is 2.6:1, the area ratio in the physical IC chip microphotograph implementation of the proposed converter is therefore determined to be 2.6:1 accordingly, as shown in Fig. 14.

#### IV. EXPERIMENT RESULTS

The proposed AVDE buck converter has been fabricated with a commercial 0.35  $\mu\text{m}$  CMOS 2P4M processes. The nominal input voltage of the proposed AVDE buck converter is 3.3 V and ranges from 1.8–3.6 V. The maximum load current is 300 mA, and the converter output voltage can be regulated from 1.0 to 2.5 V. The total chip area is 1.5 mm  $\times$  1.5 mm, PADS included. The micrograph and configuration of the proposed AVDE buck converter is shown in Fig. 14. The PMOS to NMOS area ratio of 2.6:1 is realized to achieve higher efficiency. The switching frequency is 1 MHz and its maximum output ripple is less than 40 mV, and the off-chip inductor and output capacitor are 4.7  $\mu\text{H}$  and 10  $\mu\text{F}$ , respectively.

Fig. 15 shows the steady-state responses of the proposed converter at  $V_{\text{in}} = 3.3$  V and  $I_{\text{Load}} = 50$  mA. When the duty cycles ( $D$ ) are 30.3%, 45.4%, 54.5%, and 75.8%, the output voltages  $V_{\text{out}}$  are 1, 1.5, 1.8, and 2.5 V, respectively.

Fig. 16 shows the transient responses of the proposed buck converter at  $V_{\text{out}} = 1.8$  V. Fig. 16(a) shows the transient response as  $I_{\text{Load}}$  changes from 80 to 240 mA. Fig. 16(b) shows the transient response as  $I_{\text{Load}}$  changes from 240 to 80 mA. Fig. 17 shows the transient response of the proposed buck

converter at  $V_{\text{out}} = 2.5$  V. Fig. 17(a) shows the transient response as  $I_{\text{Load}}$  changes from 80 to 240 mA. Fig. 17(b) shows the transient response as  $I_{\text{Load}}$  changes from 240 to 80 mA. The transient response times are about 2  $\mu\text{s}$  in each experiment, which agree well with the theory that fast load transient response.

The power efficiencies of the proposed converter at  $V_{\text{in}} = 3.3$  V and  $V_{\text{in}} = 2.5$  V are shown in Fig. 18. When  $V_{\text{in}} = 3.3$  V, the peak efficiency is 95% at  $V_{\text{out}} = 2.5$  V and  $I_{\text{Load}} = 110$  mA as shown in Fig. 18(a). When  $V_{\text{in}} = 2.5$  V, the peak efficiency is 94% at  $V_{\text{out}} = 1.8$  V and  $I_{\text{Load}} = 110$  mA as shown in Fig. 18(b).

The output voltage regulations with  $V_{\text{in}} = 3.3$  V when  $V_{\text{out}} = 1.8$  and 2.5 V at various load currents are shown in Fig. 19. The voltage regulations are all within 25.25 ppm/mA.

The specifications and the performance of the proposed AVDE buck converter are summarized in Table II. The comparisons of the performances of the proposed AVDE buck converter and some of the previous works are summarized in Table III. The figure of merit (FOM) takes parameters such as transient response time/step load change, peak efficiency and maximum load current into account. The smaller the FOM is, the better the converter performs. Such conclusion may also be drawn from the comparisons of the simplified FOM<sub>a</sub> and FOM<sub>b</sub>. In Table III, the study by Song *et al.* [23] is excellent. Because the switching frequency is as high as 40 MHz, the transient response is 230 ns at 5 A. However, the disadvantage of such a high frequency is that the peak efficiency is only 86.1%. Furthermore, the variable switching frequency control of the hysteresis control scheme probably causes not only wide noise spectrum but also serious EMI shielding problems. As Table III shows, the proposed design has not only faster transient response but also higher efficiency compared to prior researches.

## V. CONCLUSION

A buck converter applying a novel AVDE technique is proposed in this paper. Its performance is not affected by the  $R_{ESR}$  and the  $L_{ESL}$ , and it can achieve fast and stable transient responses within 2  $\mu$ s. Its design is simple and it has been fabricated with a commercial 0.35  $\mu$ m CMOS 2P4M process. The power PMOS to power NMOS area ratio in the physical IC implementation is 2.6:1 for minimum power loss. Results of experiments confirm that the proposed converter operates excellently as expected. With its excellent performance and peak efficiency of 95%, the proposed AVDE buck converter is suitable for applications in portable devices.

## ACKNOWLEDGMENT

The authors would like to thank NSC for supporting the project and the Chip Implementation Center (CIC) for fabricating the IC chip.

## REFERENCES

- [1] Y.-H. Lee, W.-W. Lai, W.-Y. Pai, K.-H. Chen, M.-J. Du, and S.-H. Cheng, "Reduction of equivalent series inductor effect in constant on-time control DC-DC converter without ESR compensation," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2011, pp. 753–756.
- [2] E. Meyer, Z. Zhang, and Y.-F. Liu, "Digital charge balance controller to improve the loading/unloading transient response of buck converters," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1314–1326, Mar. 2012.
- [3] J.-J. Chen, B.-H. Hwang, Y.-C. Jhang, Y.-S. Hwang, and C.-C. Yu, "A new fast-response buck converter using accelerated pulse-width-modulation techniques," *Int. J. Circ. Theor. Appl.*, vol. 41, no. 8, pp. 854–865, Aug. 2013.
- [4] J. Wang, B. Bao, J. Xu, G. Zhou, and W. Hu, "Dynamical effects of equivalent series resistance of output capacitor in constant on-time controlled buck converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1759–1768, May 2013.
- [5] F. Su and W.-H. Ki, "Digitally assisted quasi- $V^2$  hysteretic buck converter with fixed frequency and without using large-ESR capacitor," in *Proc. IEEE Int Solid-State Circuits Conf.*, Feb. 2009, pp. 446–447, 447a.
- [6] Y. Zheng, H. Chen, and K. N. Leung, "A fast-response Pseudo-PWM buck converter with PLL-based hysteresis control," *IEEE Trans. Very Large Scale Integr.(VLSI) Syst.*, vol. 20, no. 7, pp. 1167–1174, Jul. 2012.
- [7] Q. Song, "Modeling and design considerations of  $V^2$  controlled buck regulator," in *Proc. 16th Annu. IEEE Appl. Power Electron. Conf. Expo.*, vol. 1, Mar. 2001, pp. 507–513.
- [8] J. Sun, "Characterization and performance comparison of ripple-based control for voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 346–353, Mar. 2006.
- [9] R. Redl and J. Sun, "Ripple-based control of switching regulators—An overview," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2669–2680, Dec. 2009.
- [10] W.-C. Chen, Y.-C. Kang, C.-C. Lin, K.-H. Chen, S.-M. Wang, M.-W. Lee, and H.-y. Luo, "Reduction of equivalent series inductor effect in delay-ripple reshaped constant on-time control for buck converter with multi-layer ceramic capacitors," in *Proc. IEEE Energy Convers. Congr. Expo.(ECCE)*, Sep. 2012, pp. 755–758.
- [11] J. Wang, J. Xu, G. Zhou, and B. Bao, "Pulse-train-controlled CCM buck converter with small ESR output-capacitor," *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5875–5881, Dec. 2013.
- [12] M. Y. Yen and P. Mok, "A constant frequency output-ripple-voltage-based buck converter without using large ESR capacitor," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 8, pp. 748–752, Aug. 2008.
- [13] S.-J. Wang, Y.-H. Lee, Y.-C. Lai, and K.-H. Chen, "Quadratic differential and integration technique in  $V^2$  control buck converter with small ESR capacitor," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2009, pp. 211–214.
- [14] E. Babaei, M. E. S. Mahmoodieh, and H. M. Mahery, "Operational modes and output voltage ripple analysis and design considerations of buck-boost dc-dc converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 381–391, Jan. 2012.
- [15] M.-X. Lu, B.-H. Hwang, J.-J. Chen, and Y.-S. Hwang, "A sub-1V voltage-mode DC-DC buck converter using PWM control technique," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits*, Dec. 2010, pp. 1–4.
- [16] S.-L. Chen and M.-D. Ker, "A new Schmitt trigger circuit in a 0.13  $\mu$ m 1/2.5 V CMOS process to receive 3.3 V input signals," *IEEE Trans Circuits Syst. II, Exp. Briefs*, vol. 52, no. 7, pp. 361–365, Jul. 2005.
- [17] K. Y. Cheng, F. Yu, F. C. Lee, and P. Mattavelli, "Digital enhanced  $V^2$ -type constant on-time control using inductor current ramp estimation for a buck converter with low-ESR capacitors," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1241–1252, Mar. 2013.
- [18] P. Y. Wu, S. Y. S. Tsui, and P. K. T. Mok, "Area- and power-efficient monolithic buck converters with pseudo-type III compensation," *IEEE J. Solid-State Circuits*, vol. 45, no. 8, pp. 1446–1455, Aug. 2010.
- [19] W. Qiu, S. Mercer, Z. Liang, and G. Miller, "Driver deadline control and its impact on system stability of synchronous buck voltage regulator," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 163–171, Jan. 2008.
- [20] Y.-H. Lee, S.-J. Wang, Y.-Y. Yang, K.-L. Zheng, P.-F. Chen, C.-Y. Hsieh, M.-H. Huang, Y.-N. Tsai, Y.-Z. Ke, K.-H. Chen, Y.-K. Chen, C.-C. Huang, and Y.-H. Lin, "A high efficiency and compact size 65 nm power management module with 1.2 v low-voltage PWM controller for UWB system application," in *Proc. ESSCIRC*, Sep. 2009, pp. 272–275.
- [21] P.-J. Liu, W.-S. Ye, J.-N. Tai, H.-S. Chen, J.-H. Chen, and Y. E. Chen, "A high-efficiency CMOS DC-DC converter with 9- $\mu$ s transient recovery time," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 3, pp. 575–583, Mar. 2012.
- [22] J.-J. Chen, M.-X. Lu, T.-H. Wu, and Y.-S. Hwang, "Sub-1-V fast-response hysteresis-controlled CMOS buck converter using adaptive ramp techniques," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 9, pp. 1608–1618, Sep. 2013.
- [23] M.-K., Song, J. Sankman, and M. Dongsheng, "A 6 A 40 MHz four-phase ZDS hysteretic DC-DC converter with 118 mV droop and 230 ns response time for a 5 A/5 ns load transient," *ISSCC Dig. Tech. Papers*, Feb. 2014, pp. 80–81.



**Yuh-Shyan Hwang** (SM'13) was born in Taiwan in 1966. He received the Ph.D. degree in the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, in 1996.

During 1991–1996, he was a Lecturer in the Department of Electrical Engineering, Lee-Ming Institute of Technology, and during 1996–2003, he was an Associate Professor in the Department of Electrical Engineering at Hwa-Hsia Institute of Technology. In 2003, he joined the Department of Electronic Engineering and Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan, where he is currently a Full Professor and serves as the Department Chair. He has authored or coauthored more than 100 journal and conference papers (SCI-indexed). His current research interests include analog/power/mixed-signal integrated circuit design, VLSI design, and current-mode analog signal processing.

Dr. Hwang has been an Associate Editor of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS and the IEEE ACCESS since 2013. He has been an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II since 2014. He is a Technical Program Committee member for VLSI Design/CAD Symposium in Taiwan during 2010–2014.



**An Liu** was born in Taipei, Taiwan, in 1970. He received the M.S. degree in electronic engineering in 1996 from National Taiwan University of Science and Technology (NTUST), Taipei, Taiwan, where he is currently working toward the Ph.D. degree in the Department of Electronic Engineering and the Institute of Computer and Communication.

Since 1997, he has been with St. John's University, Taipei, Taiwan, where he is currently an Assistant Professor in the Department of Computer Science and Information Engineering.



**Yuan-Bo Chang** was born in Changhua, Taiwan, in 1988. He received the B.S. degree from the Department of Electronic Engineering, National Taipei University of Technology, Taipei, Taiwan, in 2010, and the M.S. degree from the Department of Electronic Engineering and Graduate Institute of Computer and Communication Engineering, National Taipei University of Technology, in 2012.

He is currently with National Taipei University of Technology.



**Jiann-Jong Chen** (SM'14) was born in Keelung, Taiwan, in 1966. He received the M.S. and Ph.D. degrees in electrical engineering from National Taiwan University, Taipei, Taiwan, in 1992 and 1995, respectively.

From 1994 to 2004, he was a Faculty Member at Lunghwa University of Science and Technology, Taiwan. Since August 2004, he has been with the Department of Electronic Engineering, National Taipei University of Technology, where he is currently a Professor. His current research interests include mixed-

signal integrated circuits and systems for power management.