

# Ultrahigh Step-Down Converter

K. I. Hwu, *Member, IEEE*, W. Z. Jiang, *Student Member, IEEE*, and Y. T. Yau, *Member, IEEE*

**Abstract**—In this paper, an ultrahigh step-down converter is presented, which combines one coupled inductor and one energy-transferring capacitor. The corresponding voltage conversion ratio is much lower than that of the traditional synchronously rectified (SR) buck converter, and the proposed converter can achieve extremely low output voltage with an appropriate duty ratio. Moreover, there are three major merits in the proposed converter. One merit is that the voltage conversion ratio of the proposed converter is linear, thereby making control quite easy. Another merit is that if one of the switches fails or is abnormally controlled, a high voltage does not appear in the output terminal, so the output load can be protected. The other merit is that the proposed converter can be driven using the existing SR buck pulse-width modulation control integrated circuit. In this study, brief theoretical deductions and some experimental results are given to verify the feasibility and effectiveness of the proposed converter.

**Index Terms**—Buck converter, coupled inductor, energy-transferring capacitor, step-down converter.

## I. INTRODUCTION

AS GENERALLY recognized, the step-down converter is widely used in many applications, where the loads need lower input voltages, such as digital circuits. In general, a 48-V voltage source generated from the ac-dc converter is used for communication systems in the network communication room. Traditionally, the buck converter is used to step down the high voltage to a lower voltage. However, for the device that needs an input voltage of 3.3 V or less, an extremely low duty cycle is necessary for the buck converter if the input voltage is 48 V, thereby causing the control design to be tough and the accompanying power loss to be relatively high. Up to now, the two-stage step-down structure has been widely employed in the applications, which need much lower voltage conversion ratio. For example, in order to power the CPU, the DRAM, and the hard disk, the first stage transfers 48–12 V to power the point of load (POL), and then, the POL, called the second stage, transfers 12 to 3.3, 2.5, 1.8, 1.5, 1.2 or 1 V.

The methods described in [1]–[4] are based on the two-stage buck converter. But these methods need relatively many active switches and components, pulse-width modulation (PWM) gate driving circuits, and signals, etc. Obviously, its overall efficiency is the product of the efficiencies of two stages. Hence, the two-stage buck converter is not suitable for low-power applications.

Manuscript received March 2, 2014; revised June 4, 2014; accepted July 1, 2014. Date of publication July 10, 2014; date of current version January 16, 2015. This work was supported by the National Science Council under Grant NSC 103-2221-E-027-040-MY3. Recommended for publication by Associate Editor T. Qian.

The authors are with the Department of Electrical Engineering, National Taipei University of Technology, Taipei 10608, Taiwan (e-mail: eaglehwu@ntut.edu.tw; newjerusalem333@gmail.com; tsmc35@yahoo.com.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2338080

In [5], a high-efficiency open-loop bus converter is presented. In this converter, the input voltage of 48-V voltage is first stepped down to 12 V, which is converted into a lower output voltage of 3.3 V or less to supply the load via a second stage, named POL. Basically, this topology belongs to a two-stage converter. But, this bus converter and the POL need six active switches and three magnetic devices, along with individual control integrated circuits (ICs). The methods described in [6]–[10] are based on multiple voltage regulators connected in parallel and coupled inductors, and accordingly by using interleaved PWM signals, the ratio of output voltage to input voltage can be enhanced. As compared to the traditional buck converter, under the condition of the same input and output voltages, this converter can operate under a relatively large duty cycle, thereby reducing the problem in a relatively small duty cycle. However, the aforementioned structure needs at least two phases operating simultaneously, so it is suitable for high output current applications. The methods described in [7], and [11]–[18] are based on coupled inductors so as to achieve high step-down voltage conversion ratios. Even though these circuits are simple, the leakage inductances of the coupled inductors would cause high voltage spikes to tend to break down the switches, and hence, additional passive snubbers are required to protect the switches from being destroyed, thereby tending to reduce the corresponding efficiency. Although the active snubbers presented in the literatures [18]–[20] can recycle the energy stored in leakage inductances, the accompanying circuits are too complex. In [6], [12], and [21]–[24], too many switches and magnetic devices are needed, resulting in high cost and complex structures; hence, they are not suitable for low- or middle-power applications. In [25], in order to achieve the fast transient response, the switching capacitor along with the transformer is employed to transfer the energy to the output terminal. In [7], [10], [12], [17], [19], [21], [22], and [26], the switches require floating gate drivers instead of low-cost half-bridge gate drivers. In this case, if the pulse transformer is adopted, the PCB space will become relatively large, leading to difficulty in applications. The method described in [4] possesses the floating output, which limits the applications. The method described in [8], [11]–[13], [15], [19], [20], and [27]–[29] possesses nonlinearity in voltage conversion ratio, thereby making the controller design difficult. The method described in [30] needs many inductors, capacitors, and diode arrays, leading to too many components used and relatively low efficiency.

Based on the aforementioned, a novel ultrahigh step-down converter is presented, which utilizes one coupled inductor, one additional grounded switch, and one additional capacitor with small capacitance and can be driven using existing buck PWM control ICs. Furthermore, the voltage conversion ratio of this converter does not have nonlinearity characteristics, and if one of the switches fails or is abnormally controlled, the high voltage




Fig. 1. Proposed step-down converter.




Fig. 2. Equivalent circuit model of the proposed converter.

does not appear in the output terminal, so the output load can be protected.

## II. OVERALL SYSTEM CONFIGURATION

Fig. 1 shows the proposed converter, which contains three switches  $Q_1$ ,  $Q_2$ , and  $Q_3$ , one energy-transferring capacitor  $C_B$  and one output capacitor  $C_o$ , and one coupled inductor composed of the primary winding  $N_1$  and the secondary winding  $N_2$ . Moreover,  $Q_2$  and  $Q_3$  are driven simultaneously with both gates connected together, and hence, although there are three switches in this circuit, only one half-gate driver is needed to drive them. In addition, the input voltage is denoted by  $V_i$ , the output voltage is signified by  $V_o$ , and the output resistor is represented by  $R_o$ .

In addition, how this improved converter is derived from the traditional buck converter is to be described as following. As generally acknowledged, for the traditional buck converter, its output inductor is directly connected to the input during the turn-on period of the main switch. Therefore, if a high step-down voltage gain is needed, then the corresponding duty cycle is quite small. By doing so, the control design tends to be difficult and the accompanying power loss tends to be relatively high. Accordingly, to get a high step-down voltage gain under a suitable duty cycle is necessary. In general, the most direct method is by inserting a voltage source between the input voltage and the output inductor. Therefore, in order to achieve this goal, the energy-transferring capacitor  $C_B$  takes such an important role, and the voltage across  $C_B$  is determined by the coupled inductor. And, as the switch  $Q_1$  is turned ON, the capacitor  $C_B$  is charged, whereas as the switch  $Q_3$  is turned OFF, the capacitor  $C_B$  is discharged. By doing so, the amp-second balance of the capacitor  $C_B$  is held. It is noted that the switch  $Q_3$  is used as a synchronously rectified (SR) switch, similar to the low-side switch of the traditional SR buck converter.

## III. BASIC OPERATING PRINCIPLES

The equivalent circuit of the proposed converter is shown in Fig. 2. The coupled inductor is modeled as an ideal transformer




Fig. 3. Illustrated waveforms for the proposed converter.

with primary winding  $N_1$  and secondary winding  $N_2$ , a magnetizing inductor  $L_m$  connected in parallel with  $N_1$ , and a leakage inductor  $L_{lk}$ . Besides, in order to make the analysis of the proposed converter easier, there are some assumptions to be made as follows.

- 1) The proposed converter operates in the positive current region. That is, the current flowing through the magnetizing inductor  $L_m$  is always positive.
- 2) All the switches and diodes are assumed to be ideal components.
- 3) The values of all the capacitors are large enough such that the voltages across them are kept constant at some values.

The following analysis contains the operating principles, voltage gain, boundary condition for magnetizing inductor, influence of leakage inductance of the coupled inductor, performance comparison, and small-signal modeling. In addition, the input current is denoted by  $i_{DS1}$ , the currents flowing through  $Q_2$ ,  $Q_3$ ,  $C_B$ ,  $L_{lk}$ ,  $N_1$ ,  $N_2$ ,  $L_m$ , and  $R_o$  are signified by  $i_{DS2}$ ,  $i_{DS3}$ ,  $i_{CB}$ ,  $i_{lk}$ ,  $i_{N1}$ ,  $i_{N2}$ ,  $i_{Lm}$ , and  $i_o$ , respectively. Furthermore, the

voltage across  $L_m$  or the voltage across the  $N_1$  winding is signified by  $v_{Lm}$ , the voltage across the  $N_2$  winding is represented by  $v_{N_2}$ , the voltage across  $C_B$  is indicated by  $V_{CB}$ , and the voltage across  $C_o$  or  $R_o$  is denoted by  $V_o$ .

### A. Basic Operating Principles of the Proposed Converter

For the proposed converter operating in the positive current region, there are seven operating states, to be described as follows. Fig. 3 shows the illustrated waveforms over one switching period.

- 1) *State 1* [ $t_0, t_1$ ]: As shown in Fig. 4(a), the switch  $Q_1$  is turned ON, but the switches  $Q_2$  and  $Q_3$  are turned OFF. During this state, a positive voltage is imposed on the magnetizing inductor  $L_m$  and the leakage inductor  $L_{lk}$ , making  $L_m$ , and  $L_{lk}$  magnetized. In the meantime, the capacitor  $C_B$  is being charged, and the currents in the windings  $N_1$  and  $N_2$ , i.e.,  $i_{N_1}$  and  $i_{N_2}$ , are increasing slowly

$$i_{DS1} = i_{CB} = i_{lk} = i_{Lm} - i_{N1} = i_{N2} = \frac{N_1}{N_2} i_{N1} \quad (1)$$

$$\frac{di_{Lm}}{dt} = \frac{v_{Lm}}{L_m} \approx \frac{(V_{in} - V_{CB} - V_o) \cdot \left(\frac{N_1}{N_1 + N_2}\right)}{L_m} \quad (2)$$

- 2) *State 2* [ $t_1, t_2$ ]: As shown in Fig. 4(b), the switch  $Q_1$  is turned OFF, and the switches  $Q_2$  and  $Q_3$  are still turned OFF. During this blanking time period, the body diodes of the switches  $Q_2$  and  $Q_3$  are forward-biased by the leakage inductance current  $i_{lk}$ . Meanwhile, the voltage  $-V_o \times N_1/N_2$  is imposed on  $L_m$ , causing  $L_m$  to be demagnetized, and  $i_{lk}$  is declining

$$-i_{DS2} = i_{CB} = i_{lk} \quad (3)$$

$$-i_{DS3} = i_{N2} - i_{CB} \quad (4)$$

$$i_{Lm} = i_{lk} + i_{N1} = i_{CB} + i_{N2} \cdot \frac{N_2}{N_1} \quad (5)$$

$$\frac{di_{Lm}}{dt} = \frac{v_{Lm}}{L_m} \approx \frac{-V_o \cdot \left(\frac{N_1}{N_2}\right)}{L_m} \quad (6)$$

- 3) *State 3* [ $t_2, t_3$ ]: As shown in Fig. 4(c), the switch  $Q_1$  still keeps turned OFF. Before the state 3 begins, there are currents flowing through the body diodes of  $Q_2$  and  $Q_3$ . Hence, if  $Q_2$  and  $Q_3$  are turned ON during this state, then the zero-voltage switching (ZVS) will occur. Also,  $L_m$  is still demagnetized as shown in (6). Once the leakage inductance current  $i_{lk}$  falls to zero, state 3 comes to an end. The corresponding equations are the same as those mentioned in state 2.

- 4) *State 4* [ $t_3, t_4$ ]: As shown in Fig. 4(d), the switch  $Q_1$  is still turned off, but the switches  $Q_2$  and  $Q_3$  keep turned ON. During this state, the energy-transferring capacitor




Fig. 4. Power flow paths over one switching period in the positive current region: (a) state 1; (b) state 2; (c) state 3; (d) state 4; (e) state 5; (f) state 6; (g) state 7.

$C_B$  is discharging the energy, and this energy is released to the output resistor  $R_o$  by  $C_B$  via the primary winding  $N_1$  and the secondary winding  $N_2$ . Hence, the currents in the windings  $N_1$  and  $N_2$ , i.e.,  $i_{N_1}$  and  $i_{N_2}$ , are increasing gradually. Also,  $L_m$  is still demagnetized as shown in (6)

$$i_{DS2} = -i_{CB} = -i_{lk} \quad (7)$$

$$-i_{DS3} = -i_{CB} + i_{N2} \quad (8)$$

$$i_{Lm} = i_{N1} - (-i_{CB}) = i_{N2} \cdot \frac{N_2}{N_1} + i_{CB}. \quad (9)$$

- 5) *State 5* [ $t_4, t_5$ ]: As shown in Fig. 4(e), the switch  $Q_1$  is still turned OFF, and the switches  $Q_2$  and  $Q_3$  are turned OFF. Since this state is the other blanking time over one PWM cycle, and the currents in the coupled inductor keep continuous, the body diodes of the switches  $Q_1$  and  $Q_3$  are forward biased. Also,  $L_m$  is demagnetized as shown in (6)

$$-i_{DS1} = -i_{CB} = -i_{lk} \quad (10)$$

$$\begin{aligned} i_{Lm} &= i_{N1} - (-i_{CB}) = i_{N1} - (-i_{DS1}) \\ &= i_{N2} \cdot \frac{N_2}{N_1} + i_{DS1}. \end{aligned} \quad (11)$$

- 6) *State 6* [ $t_5, t_6$ ]: As shown in Fig. 4(f), the switches  $Q_2$  and  $Q_3$  are still turned OFF. Before the state 6 begins, there is a current flowing through the body diode of  $Q_1$ . At this time,  $Q_1$  can be turned ON with ZVS. The corresponding equations are the same as those in state 5.
- 7) *State 7* [ $t_6, t_0$ ]: As shown in Fig. 4(g), the switch  $Q_1$  is turned ON, but the switches  $Q_2$  and  $Q_3$  are still turned OFF. During this state, the input voltage  $V_{in}$  charges the energy-transferring capacitor  $C_B$ . At the same time, the current  $i_{lk}$  is smaller than the current in the winding  $N_2$ , i.e.,  $i_{N_2}$ , the body diode of the switch  $Q_3$  is still forward biased. As soon as the current  $i_{lk}$  is equal to the current  $i_{N_2}$ , the current in the body of the switch  $Q_3$  stops flowing, the operating state goes back to state 1, and the next cycle is repeated

$$i_{DS1} = i_{CB} = i_{lk} \quad (12)$$

$$i_{Lm} = i_{CB} + i_{N1} = i_{CB} + i_{N2} \cdot \frac{N_2}{N_1} \quad (13)$$

$$-i_{DS3} = i_{N2} - i_{CB}. \quad (14)$$

### B. Voltage Gain of the Proposed Converter

To get the voltage gain and the voltage across  $C_B$ , only states 1, 3, and 4 are considered herein with the blanking times and the leakage inductance  $L_{lk}$  ignored. From state 3 or state 4,  $v_{Lm}$  can be found to be

$$v_{Lm} = -V_{CB} = -V_o \cdot \left( \frac{N_1}{N_2} \right). \quad (15)$$

From state 1, the following equation can be obtained to be

$$v_{Lm} = (V_{in} - V_{CB} - V_o) \cdot \left( \frac{N_1}{N_1 + N_2} \right). \quad (16)$$




Fig. 5. Curves of voltage gain versus duty cycle for the proposed converter with different values of turns ratio.




Fig. 6. Comparison of voltage gain versus duty cycle for four types of converters.

By applying the voltage-second balance principle to  $L_m$  over one switching period, the following equation can be obtained:

$$\begin{aligned} D \cdot (V_{in} - V_{CB} - V_o) \cdot \left( \frac{N_1}{N_1 + N_2} \right) \\ = (1-D) \cdot V_o \cdot \left( \frac{N_1}{N_2} \right). \end{aligned} \quad (17)$$

Next, based on (15) and the aforementioned equation, the corresponding voltage gain can be expressed to be

$$\frac{V_o}{V_{in}} = D \cdot \left( \frac{N_2}{N_1 + N_2} \right). \quad (18)$$

From (18), it can be seen that the voltage gain of the proposed converter can be adjusted not only by the duty cycle but also by the primary and secondary turns. Fig. 5 shows the curves of voltage gain versus duty cycle of the proposed converter, considering different values of turns ratio. Fig. 6 illustrates the




Fig. 7. Marked area in the proposed converter used to explain the relationship between  $I_{Lm}$  and  $I_o$ .




Fig. 8. Equivalent model for the dc analysis of the coupled inductor.

voltage gain of the proposed converter with  $N_1/N_2 = 3$  versus duty cycle, compared with the traditional buck converter and the converters in [1]–[4] and [8].

### C. Boundary Condition for Magnetizing Inductor

The condition for the magnetizing inductor  $L_m$  operating in what region will be described as follows:

$$\begin{cases} 2I_{Lm} \geq \Delta i_{Lm}, & \text{for all current values in the positive} \\ & \text{current region} \\ 2I_{Lm} < \Delta i_{Lm}, & \text{for part of current values in the} \\ & \text{negative current region.} \end{cases} \quad (19)$$

where  $I_{Lm}$  and  $\Delta i_{Lm}$  are the dc and ac components of  $i_{Lm}$ , respectively.

The expression of  $I_{Lm}$  can be obtained from (20) and (21). For analysis convenience, it is assumed that the input power is equal to the output power. According to the voltage-second balance for the inductor and the ampere-second balance for the capacitor, the dc component of the inductor voltage and the dc component of the capacitor current are zero. Therefore, as shown in Fig. 7, the dc component of  $i_{N_2}$ , i.e.,  $I_{N_2}$ , is equal to  $I_o$ , which is the dc component of the output current  $i_o$ ; likewise, as shown in Fig. 8, the dc component of current  $i_{Lm}$ , i.e.,  $I_{Lm}$ , is equal to the dc component of  $i_{N_1}$ , i.e.,  $I_{N_1}$ . Therefore

$$I_{N1} = \frac{N_2}{N_1} I_{N2} = \frac{N_2}{N_1} I_o \quad (20)$$

$$I_{Lm} = I_{N1} = \frac{N_2}{N_1} I_o. \quad (21)$$

In Fig. 8,  $I_o$  can be expressed as  $V_o/R_o$ . Substituting  $V_o/R_o$  into  $I_o$  in (21) yields the following equation:

$$I_{Lm} = I_{N1} = \frac{N_2}{N_1} \times \frac{V_o}{R_o}. \quad (22)$$




Fig. 9. Boundary condition for magnetizing inductor  $L_m$ .

Also,  $\Delta i_{Lm}$  can be represented by

$$\begin{aligned} \Delta i_{Lm} &= \frac{v_{Lm} \Delta t}{L_m} = \frac{N_1}{N_2} \times V_o \times (1-D) T_s \\ &= \frac{N_1}{N_1+N_2} \times V_{in} \times D(1-D) T_s. \end{aligned} \quad (23)$$

As  $2I_{Lm} \geq \Delta i_{Lm}$ ,  $L_m$  operates in the positive current region. Moreover, the further deduction is shown as follows:

$$\begin{aligned} 2I_{Lm} &\geq \Delta i_{Lm} \\ \Rightarrow 2 \times \frac{N_2}{N_1} \times \frac{V_o}{R_o} &\geq \frac{N_1}{N_1+N_2} V_{in} \times D(1-D) T_s \\ \Rightarrow \frac{2L_m}{R_o T_s} &\geq \left( \frac{N_1}{N_2} \right)^2 (1-D) \\ \Rightarrow K_1 &\geq K_{crit1}(D) \end{aligned} \quad (24)$$

where  $K_1 = \frac{2L_m}{R_o T_s}$  and  $K_{crit1}(D) = \left( \frac{N_1}{N_2} \right)^2 (1-D)$ .

From (24), the relationship between  $K_{crit1}(D)$  and  $D$  is shown in Fig. 9 under the condition that  $N_1/N_2$  is set at three. From Fig. 9, it can be seen that if  $K_1$  is larger than  $K_{crit1}(D)$ ,  $L_m$  will operate in the positive current region; otherwise, part of  $i_{Lm}$  will enter into the negative current region.

### D. Influence of the Leakage Inductance

From state 3 shown in Fig. 4, the voltage across  $C_B$ ,  $V_{CB}$ , with the leakage inductance considered can be found as follows:

$$\begin{aligned} V_{CB} &= -\left( v_{lk}^{(3)} + v_{Lm}^{(3)} \right) = -\left[ L_{lk} \frac{di_{lk}^{(3)}}{dt} + \frac{N_1}{N_2} \times (-V_o) \right] \\ &= \frac{N_1}{N_2} \times V_o - L_{lk} \frac{di_{lk}^{(3)}}{dt} \end{aligned} \quad (25)$$

where  $v_{lk}^{(3)}$ ,  $v_{Lm}^{(3)}$ , and  $i_{lk}^{(3)}$  are the leakage inductance voltage, magnetizing inductance voltage, and primary-side current in state 3, respectively.

TABLE I  
 COMPARISON OF TWO STEP-DOWN-TYPE CONVERTERS

Converter	[31]	Proposed
Voltage gain	$D \cdot \left(\frac{N_2}{N_1}\right)$	$D \cdot \left(\frac{N_2}{N_1 + N_2}\right)$
Switch voltage stress	$V_{ds1} = V_{ds2} = V_{ds3} = V_{in}$	$V_{ds1} = V_{ds2} : (44)$ $V_{ds3} : (45)$
Number of switches	3	3
Number of coupled inductor	1	1
Number of capacitors	2	2

From (25), it can be seen that the leakage inductance will determine the leakage current slew rate. Moreover, if the leakage inductance is ignored, (25) will be equal to (15).

### E. Performance Comparison

The novel high step-down converters presented within three years are the circuits shown in [5], [25], [26], and [31]. In [5], a resonant voltage divider is comprised of four switches, one resonant inductor and one resonant capacitor. Such a circuit utilizes *LC* resonance to step down the input voltage. In [25], an isolated step-down converter is presented. In [26], three types of novel nonisolated *LLC* resonant converters are proposed. In [31], a nonisolated flyback switching capacitor voltage regulator is presented. As shown in Table I, where (44) and (45) are to be mentioned in Section IV-D, the proposed converter is compared with the converter in [31]. This is because these two converters have the same number of components and possess nonisolation without resonance used. Furthermore, under the same duty cycle and turns ratio, the voltage gain of the proposed converter has a higher step-down value and the switch voltage stress of  $Q_3$  is smaller than the input voltage, thereby allowing the low on-resistance MOSFET switch to be chosen for  $Q_3$ .

### F. Small-Signal Modeling

In order to simplify the analysis of small-signal modeling of the proposed converter, the leakage inductance is ignored herein. Therefore, the operating states are briefly classified from seven states shown in Fig. 4 into the following two states shown in Fig. 10. Moreover, in the following deduction, the turns ratio  $n$  is defined to be  $N_2/N_1$ .

In state 1 shown in Fig. 10(a), the resulting differential equations are as follows:

$$\begin{cases} L_m \frac{di_{Lm}}{dt} = v_{Lm} = (v_{in} - v_{CB} - v_o) \cdot \frac{1}{1+n} \\ C_B \frac{dv_{CB}}{dt} = i_{CB} = i_{N2} \\ C_o \frac{dv_o}{dt} = i_{N2} - \frac{v_o}{R_o} \\ i_{DS1} = i_{Lm} - i_{N1} = i_{Lm} - i_{N2} \cdot n = i_{N2}. \end{cases} \quad (26)$$

From the above  $i_{DS1}$  equation, the following equation can be obtained:

$$i_{N2} = i_{Lm} \cdot \frac{1}{1+n}. \quad (27)$$




Fig. 10. Equivalent circuits of the proposed converter for small-signal modeling: (a) state 1; (b) state 2.

In state 2 shown in Fig. 10(b), the corresponding differential equations are as follows:

$$\begin{cases} L_m \frac{di_{Lm}}{dt} = v_{Lm} = -\frac{v_o}{n} = -v_{CB} \\ C_B \frac{dv_{CB}}{dt} = -i_{CB} \\ C_o \frac{dv_o}{dt} = i_{N2} - \frac{v_o}{R_o} = \frac{i_{Lm} - i_{CB}}{n} - \frac{v_o}{R_o} \\ i_{DS1} = 0. \end{cases} \quad (28)$$

From state 2, the voltage across  $C_B$ ,  $v_{CB}$ , can be obtained as

$$v_{CB} = \frac{v_o}{n}. \quad (29)$$

Next, by inserting (27) and (29) into (26), the following equations can be obtained:

$$\begin{cases} L_m \frac{di_{Lm}}{dt} = v_{Lm} = (v_{in} - \frac{v_o}{n} - v_o) \cdot \frac{1}{1+n} \\ C_B \frac{dv_{CB}}{dt} = i_{Lm} \cdot \frac{1}{1+n} \\ C_o \frac{dv_o}{dt} = i_{Lm} \cdot \frac{1}{1+n} - \frac{v_o}{R_o} \\ i_{DS1} = i_{Lm} \cdot \frac{1}{1+n}. \end{cases} \quad (30)$$

The next step is to remove the switching ripples. Therefore, the averaging method is employed herein. The mathematical operator is defined as (31), where  $\langle x \rangle$  denotes the average of  $x$ , which can be voltage or current, over one switching period

$$\langle x \rangle = \frac{1}{T_s} \int_0^{T_s} x d\tau. \quad (31)$$

Based on (28), (30), and (31), the averaged equations can be obtained

$$\begin{cases} L_m \frac{d\langle i_{Lm} \rangle}{dt} = \left[ (\langle v_{in} \rangle - \frac{\langle v_o \rangle}{n} - \langle v_o \rangle) \cdot \frac{1}{1+n} \right] \times d \\ \quad - \frac{\langle v_o \rangle}{n} \times (1-d) \\ C_B \frac{d\langle v_{CB} \rangle}{dt} = \left( \langle i_{Lm} \rangle \cdot \frac{1}{1+n} \right) \times d - \langle i_{CB} \rangle \times (1-d) \\ C_o \frac{d\langle v_o \rangle}{dt} = \left( \langle i_{Lm} \rangle \cdot \frac{1}{1+n} - \frac{\langle v_o \rangle}{R_o} \right) \times d \\ \quad + \left( \frac{\langle i_{Lm} \rangle - \langle i_{CB} \rangle}{n} - \frac{\langle v_o \rangle}{R_o} \right) \times (1-d) \\ \langle i_{DS1} \rangle = \left( \langle i_{Lm} \rangle \cdot \frac{1}{1+n} \right) \times d. \end{cases} \quad (32)$$

It is assumed that the value of  $C_B$  is large enough, and hence, the voltage  $v_{CB}$  is a constant value. Therefore, from (32), one can find the relationship between  $\langle i_{CB} \rangle$  and  $\langle i_{Lm} \rangle$  as follows:

$$\langle i_{CB} \rangle = \frac{d}{1-d} \cdot \frac{1}{1+n} \cdot \langle i_{Lm} \rangle. \quad (33)$$

By inserting (33) into (32), the following equations can be obtained:

$$\begin{cases} L_m \frac{d\langle i_{Lm} \rangle}{dt} = \frac{d}{1+n} \cdot \langle v_{in} \rangle - \frac{1}{n} \cdot \langle v_o \rangle \\ C_o \frac{d\langle v_o \rangle}{dt} = \frac{1}{n} \cdot \langle i_{Lm} \rangle - \frac{\langle v_o \rangle}{R_o} \\ \langle i_{DS1} \rangle = \frac{d}{1+n} \cdot \langle i_{Lm} \rangle. \end{cases} \quad (34)$$

After that, to construct a small-signal model at a quiescent operating point from (34),  $\langle x \rangle$  is represented as the corresponding dc quiescent value  $X$  plus the superimposed small ac variation  $\hat{x}$ , with the assumptions that the ac variation is much smaller than the dc quiescent value in magnitude. Let

$$\begin{cases} \langle v_{in} \rangle = V_{in} + \hat{v}_{in}, \\ d = D + \hat{d}, \\ \langle i_{Lm} \rangle = I_{Lm} + \hat{i}_{Lm}, \\ \langle v_o \rangle = V_o + \hat{v}_o, \\ \langle i_{DS1} \rangle = I_{DS1} + \hat{i}_{DS1}, \end{cases} \quad \text{with} \quad \begin{cases} |\hat{v}_{in}| \ll V_{in} \\ |\hat{d}| \ll D \\ |\hat{i}_{Lm}| \ll I_{Lm} \\ |\hat{v}_o| \ll V_o \\ |\hat{i}_{DS1}| \ll I_{DS1}. \end{cases} \quad (35)$$

Next, by inserting (35) into (34), the following equations are obtained:

$$\begin{cases} L_m \frac{d(I_{Lm} + \hat{i}_{Lm})}{dt} = \frac{(D + \hat{d})}{1+n} \cdot (V_{in} + \hat{v}_{in}) - \frac{1}{n} \cdot (V_o + \hat{v}_o) \\ C_o \frac{d(V_o + \hat{v}_o)}{dt} = \frac{1}{n} \cdot (I_{Lm} + \hat{i}_{Lm}) - \frac{(V_o + \hat{v}_o)}{R_o} \\ I_{DS1} + \hat{i}_{DS1} = \frac{(D + \hat{d})}{1+n} \cdot (I_{Lm} + \hat{i}_{Lm}). \end{cases} \quad (36)$$

By multiplying out (36) and neglecting dc terms and second-order ac terms, one can obtain the following equations:

$$\begin{cases} L_m \frac{d\langle \hat{i}_{Lm} \rangle}{dt} = \frac{V_{in}}{1+n} \cdot \hat{d} + \frac{D}{1+n} \cdot \hat{v}_{in} - \frac{\hat{v}_o}{n} \\ C_o \frac{d\langle \hat{v}_o \rangle}{dt} = \frac{1}{n} \cdot \hat{i}_{Lm} - \frac{\hat{v}_o}{R_o} \\ \langle \hat{i}_{DS1} \rangle = \frac{I_{Lm}}{1+n} \cdot \hat{d} + \frac{D}{1+n} \cdot \hat{i}_{Lm}. \end{cases} \quad (37)$$




Fig. 11. Small-signal model for the proposed converter.




Fig. 12. Proposed overall system block diagram.

Finally, from (37), the resulting small-signal model is illustrated in Fig. 11.

From Fig. 11, the control-to-output function  $G_{vd}(s)$  and line-to-output transfer function  $G_{vg}(s)$  of the proposed converter can be found to be

$$G_{vd}(s) = \left( \frac{nV_{in}}{1+n} \right) \frac{1}{s^2(n^2L_mC_o) + s\left(\frac{n^2L_m}{R}\right) + 1} \quad (38)$$

$$G_{vg}(s) = \left( \frac{nD}{1+n} \right) \frac{1}{s^2(n^2L_mC_o) + s\left(\frac{n^2L_m}{R}\right) + 1}. \quad (39)$$

From (38),  $G_{vd}(s)$  has no right half-plane zero, and hence, the behavior of the proposed converter is similar to the traditional buck converter. Also, from (39), if  $s$  is set to zero, the voltage gain is  $nD/(1+n)$ , where  $n = N_2/N_1$ , corresponding to (18).

#### IV. CONTROL METHOD APPLIED WITH DESIGN CONSIDERATIONS

Fig. 12 shows the overall system block diagram. First of all, the voltage divider transfers the output voltage to a desired lower value, which is fed to the analog-to-digital converter (ADC) to create a corresponding digital signal. After this, this digital signal is sent to the field programmable gate array (FPGA), which is the control kernel, containing one serial peripheral interface (SPI), one proportional-integral (PI) controller, and one digital PWM (DPWM) generator. Eventually, the FPGA processes this digital signal, and accordingly produces two gate driving signals to drive the MOSFET switches. The system specifications and used component names of the proposed converter are shown in Tables II and III, respectively. In addition, there are two steps to tune the parameters of the proportional gain  $k_p$  and integral gain  $k_i$  in the PI controller as follows.

- 1) *Step 1:* Starting with  $k_p \neq 0$  and  $k_i = 0$ , and trimming  $k_p$  until a small residual error is received.

TABLE II  
SYSTEM SPECIFICATIONS OF THE PROPOSED CONVERTER

System parameters	Specifications
Operating current region	Positive
Input voltage ( $V_i$ )	48 V
Rated output voltage ( $V_o$ )	3.3 V
Rated output current ( $I_{o,\text{rated}}$ )/power ( $P_{o,\text{rated}}$ )	15A/49.5 W
Minimum output current ( $I_{o,\text{min}}$ )/power ( $P_{o,\text{min}}$ )	1.5A/4.95 W
Switching frequency ( $f_s$ )	100 kHz

TABLE III  
COMPONENTS USED IN THE PROPOSED CONVERTER

Components	Product name
MOSFET switches $Q_1, Q_2$ $Q_3$	PHB34NQ10T PHD96NQ03LT
Energy-transferring capacitor $C_B$	Two 10 $\mu\text{F}/50$ V MLCC capacitors connected in parallel
Output capacitor $C_o$	One 1800 $\mu\text{F}/16$ V Rubycon capacitor
Coupled inductor	Core: T106-M125, $N_1 : N_2 = 3 : 1$ , $L_m = 86 \mu\text{H}$ , $L_{lk} = 1.5 \mu\text{H}$
FPGA	EP1C3T100
Gate driver	HIP2101
ADC	ADC7476

2) *Step 2*: Increasing  $k_i$  until the system reaches an almost zero final error.

The design procedure of the magnetizing inductor  $L_m$ , the energy-transferring capacitor  $C_B$  and the voltage stresses on the active components is shown as follows.

#### A. Determination of Duty Cycle and Turns Ratio

In this study, the voltage conversion ratio is set at  $3.3/48 = 0.06875$ . Therefore, according to (18), there are many different possibilities of choosing the duty cycle  $D$  and turns ratio. If  $N_1/N_2 = 1$ ,  $D$  will be 13.75%, which is too small and not a suitable duty cycle. If  $N_1/N_2 = 4$ ,  $D$  will be 34.38%. However, this turns ratio will increase the volume of the coupled inductor and enlarge the leakage inductance. Eventually, the combination of  $N_1/N_2 = 3$  and  $D = 27.5\%$  will be a preferred choice.

#### B. Magnetizing Inductor Design

What current region the proposed converter operates in is determined by the current flowing through the magnetizing inductor  $L_m$ . To make sure that  $L_m$  always operates in the positive current region, the required equation is as follows:

$$I_{L_m,\text{min}} = \frac{N_2}{N_1} \times I_{o,\text{min}} = \frac{1}{3} \times 1.5 = 0.5 \text{ A} \quad (40)$$

$$\begin{aligned} L_m &\geq \frac{v_{L_m} \Delta t}{\Delta i_{L_m}} = \frac{\frac{N_1}{N_2} \times V_o \times (1-D)T_s}{2 \times I_{L_m,\text{min}}} \\ &= \frac{3 \times 3.3 \times (1-0.275) \times 10\mu}{2 \times 0.5} \\ &\approx 72 \mu\text{H} \end{aligned} \quad (41)$$

where  $I_{L_m,\text{min}}$  is the minimum dc current in  $L_m$ . And finally, the value of  $L_m$  is set to 86  $\mu\text{H}$ .

Next, based on (42) and the parameters shown in Table II, it can be seen that if the output current  $I_o$  is higher than 1.25 A, the converter will always operate in the positive current region. In the proposed converter with the value of  $L_m$  set to 86  $\mu\text{H}$ , the corresponding output current at minimum load is set at 10% of the rated load current, i.e., 1.5 A. Therefore, the proposed converter always operates in the positive current region. Also, (42) is described as follows:

$$\begin{aligned} \frac{2L_m}{R_o T_s} &\geq \left(\frac{N_1}{N_2}\right)^2 (1-D) \\ \Rightarrow \frac{1}{R_o} &\geq \left(\frac{N_1}{N_2}\right)^2 (1-D) \left(\frac{T_s}{2L_m}\right) \\ \Rightarrow I_o &\geq \left(\frac{N_1}{N_2}\right)^2 (1-D) \left(\frac{T_s}{2L_m}\right) V_o \\ \Rightarrow I_o &\geq 3^2 \times (1-0.275) \times \left(\frac{10\mu}{2 \times 86\mu}\right) \times 3.3 \\ \Rightarrow I_o &\geq 1.25 \text{ A.} \end{aligned} \quad (42)$$

#### C. Energy-Transferring Capacitor Design

The capacitor  $C_B$  is used to transfer the energy from the input to the output. Thus, the capacitance of  $C_B$  can be estimated by using the following equation:

$$C_B \geq \frac{2 \cdot P_{o,\text{rated}}}{V_{C_B}^2 \cdot f_s} = \frac{2 \cdot 49.5}{(9.9)^2 \cdot 100 \cdot 10^3} \approx 10 \mu\text{F}. \quad (43)$$

In practice, the actual capacitance decreases with the frequency. The actual capacitance is smaller than its rated capacitance when operated at a high switching frequency. Hence, the capacitance should be selected to be larger than the theoretical value. Also, based on (15) and Tables II and III, the voltage across  $C_B$ , named  $V_{C_B}$ , is 9.9 V. Eventually, two 10  $\mu\text{F}/50$  V MLCC capacitors in parallel are selected for  $C_B$ .

#### D. Switch Voltage Stress Design

The voltage stresses across  $Q_1$ ,  $Q_2$ , and  $Q_3$  can be obtained from the following equations:

$$V_{\text{ds}1} = V_{\text{ds}2} = V_{\text{in}} = 48 \text{ V} \quad (44)$$

$$\begin{aligned} V_{\text{ds}3} &= V_o + (V_{\text{in}} - V_{C_B} - V_o) \cdot \left(\frac{N_2}{N_1 + N_2}\right) \\ &= 3.3 + (48 - 9.9 - 3.3) \cdot \frac{1}{4} = 9.53 \text{ V.} \end{aligned} \quad (45)$$

Practically, considering the effect of noises and the voltage spikes caused by the parasitic and leakage inductances, the specifications of the drain-source voltage rating of the MOSFET, used as the switch, should be appropriately chosen to ensure that the MOSFET can operate without being damaged. The voltage rating of the MOSFET should be higher than its theoretical values. Finally, two PHB34NQ10T MOSFETs with a drain-source voltage rating of 100 V are selected for  $Q_1$  and  $Q_2$ , and one PHD96NQ03LT MOSFET with a drain-source voltage rating of 25 V is chosen for  $Q_3$ .




Fig. 13. Waveforms at minimum load: (1)  $v_{gs1}$  [20 V/div]; (2)  $v_{gs2}$  [20 V/div]; (3)  $i_{lk}$  [10 A/div]; (4)  $i_{N2}$  [20 A/div].




Fig. 14. Waveforms at half load: (1)  $v_{gs1}$  [20 V/div]; (2)  $v_{gs2}$  [20 V/div]; (3)  $i_{lk}$  [10 A/div]; (4)  $i_{N2}$  [20 A/div].




Fig. 15. Waveforms at rated load: (1)  $v_{gs1}$  [20 V/div]; (2)  $v_{gs2}$  [20 V/div]; (3)  $i_{lk}$  [10 A/div]; (4)  $i_{N2}$  [20 A/div].

## V. EXPERIMENTAL RESULTS

Figs. 13–15 show the gate driving signals  $v_{gs1}$  and  $v_{gs2}$  for the switches  $Q_1$  and  $Q_2$ , respectively, the primary-side current  $i_{lk}$ , and the secondary-side current  $i_{N2}$ , at minimum, half and rated load, respectively. It is noted that the switch  $Q_3$  is synchronized




Fig. 16. Waveforms at minimum load due to rising edge of  $v_{gs1}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].




Fig. 17. Waveforms at half load due to rising edge of  $v_{gs1}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].

with the switch  $Q_2$ . Figs. 16–18 show the rising edge of  $v_{gs1}$  and the voltage across  $Q_1$ ,  $v_{ds1}$ , the falling edge of  $v_{gs2}$ , and the voltage across  $Q_2$ ,  $v_{ds2}$ , at minimum, half and rated load, respectively. Figs. 19–21 show the falling edge of  $v_{gs1}$ , the voltage across  $Q_1$ ,  $v_{ds1}$ , the rising edge of  $v_{gs2}$ , and the voltage across  $Q_2$ ,  $v_{ds2}$ , at minimum, half and rated load, respectively. Figs. 22–24 show the rising edge of  $v_{gs3}$  and the voltage across  $Q_3$ ,  $v_{ds3}$ , at minimum, half and rated load, respectively. From these aforementioned figures, it can be seen that the proposed converter can operate well to some extent and the switches  $Q_1$ ,  $Q_2$ , and  $Q_3$  possess ZVS or near ZVS turn-on.

On the other hand, the following waveforms are the measured phase margins (PMs) and gain margins (GMs) based on a phase sensitive multimeter, named PSM2200 QuanteQ. Fig. 25 displays the Bode plot at half load, whereas Fig. 26 displays the Bode plot at rated load. From Figs. 25 and 26, it is obvious that both the PMs are larger than 45 degrees, thereby making sure that this circuit is stable from the industrial point of view. Fig. 27 shows the load transient responses due to step load change from




Fig. 18. Waveforms at rated load due to rising edge of  $v_{gs1}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].




Fig. 21. Waveforms at rated load due to rising edge of  $v_{gs2}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].




Fig. 19. Waveforms at minimum load due to rising edge of  $v_{gs2}$ : (1)  $v_{gs1}$  [5V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].




Fig. 22. Waveforms at minimum load due to rising edge of  $v_{gs3}$ : (1)  $v_{gs3}$  [5V/div]; (2)  $v_{ds3}$  [5 V/div].




Fig. 20. Waveforms at half load due to rising edge of  $v_{gs2}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].




Fig. 23. Waveforms at half load due to rising edge of  $v_{gs3}$ : (1)  $v_{gs3}$  [5 V/div]; (2)  $v_{ds3}$  [5 V/div].




Fig. 24. Waveforms at rated load due to rising edge of  $v_{gs3}$ : (1)  $v_{gs3}$  [5 V/div]; (2)  $v_{ds3}$  [5 V/div].




Fig. 27. Load transient responses due to step load change from 50% to 100% load: (1)  $Load\_EN$ ; (2)  $v_o$ ; (3)  $i_o$ .




Fig. 25. Bode plot at half load with PM of  $51.4^\circ$  and GM of 4.48 dB.




Fig. 28. Load transient responses due to step load change from 50% to 100% load: (1)  $Load\_EN$ ; (2)  $v_o$ ; (3)  $i_o$ .




Fig. 26. Bode plot at rated load with PM of  $49.9^\circ$  and GM of 4.41 dB.

50% to 100% load, whereas Fig. 28 shows the load transient responses due to step load change from 100% to 50% load. From Figs. 27 and 28, it can be seen that the corresponding undershoot or overshoot is about 320 mV within the recovery time of 500  $\mu$ s.

Furthermore, if the proposed converter operates at no load, the current in  $L_m$  will work both in the positive current region and in the negative current region, different from the design




Fig. 29. Waveforms at no load: (1)  $v_{gs1}$  [20 V/div]; (2)  $v_{gs2}$  [20V/div]; (3)  $i_{Ik}$  [1 A/div]; (4)  $i_{N2}$  [1 A/div].




Fig. 30. Waveforms at no load due to rising edge of  $v_{gs1}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20V/div]; (4)  $v_{ds2}$  [20 V/div].




Fig. 32. Waveforms at no load due to rising edge of  $v_{gs3}$ : (1)  $v_{ds3}$  [5 V/div]; (2)  $v_{gs3}$  [5 V/div].




Fig. 31. Waveforms at no load due to rising edge of  $v_{gs2}$ : (1)  $v_{gs1}$  [5 V/div]; (2)  $v_{gs2}$  [5 V/div]; (3)  $v_{ds1}$  [20 V/div]; (4)  $v_{ds2}$  [20 V/div].

condition that the converter always operates in the positive current region above minimum load as shown in Figs. 13–15. Since in practice, the current in  $L_m$ , named  $i_{Lm}$ , cannot be measured, only the current into the primary winding  $N_1$ , named  $i_{lk}$ , can be measured. Accordingly, the following waveforms relevant to no load condition are shown in Figs. 29–32. From Fig. 2, it can be seen that  $i_{Lm} = i_{lk} + i_{N1} = i_{lk} + i_{N2} \times N_2/N_1 = i_{lk} + i_{N2}/3$ . Hence, from Fig. 29, it can be seen that  $i_{lk}$  and  $i_{N2}$  both have positive and negative values, implying that  $i_{Lm}$  has positive and negative values, and hence, the converter operates both in the positive current region and in the negative current region. Also, from Figs. 30–32, it can be seen that  $Q_1$ ,  $Q_2$ , and  $Q_3$  possess near ZVS turn-on to some extent.

In addition, if the input voltage variation percentage is  $\pm 25\%$ , then three input voltage levels of 36, 48, and 60 V are imposed on the converter. Fig. 33 shows the curves of efficiency versus load current under these three input voltage levels, whereas Fig. 34 shows the curves of output voltage versus load current under these three input voltage levels. From Fig. 33, it can be seen that the maximum efficiency is 96.1%, occurring at the input voltage of 36 V, whereas the efficiency at the rated load current




Fig. 33. Efficiency versus load current under three input voltage levels.




Fig. 34. Load regulation.

can be up to 90.2%, occurring at the input voltage of 60 V. In addition, from Fig. 34, it can be seen that the corresponding load regulations for three input voltage levels of 36, 48, and 60 V are 3.5%, 1.8%, and 1.5%, respectively.

## VI. CONCLUSION

An ultrahigh step-down converter is presented herein. By combining one coupled inductor and one energy-transferring capacitor, the corresponding voltage conversion ratio can be much lower than that of the traditional buck converter. There are three merits in this converter as following: 1) the voltage conversion ratio of this converter does not have nonlinearity characteristics; 2) if one of the switches fails or is abnormally controlled, and in the meantime, any other two switches are made turned ON, then the high voltage does not appear in the output terminal, so the output load can be protected; and 3) the

proposed converter can be driven using existing SR buck PWM control ICs. To sum up, the structure of the proposed converter is quite simple and very suitable for industrial applications.

## REFERENCES

- [1] Y. Ren, M. Xu, K. Yao, Y. Meng, F. C. Lee, J. Guo, and Y. Ren, "Two-stage approach for 12 V VR," in *Proc. IEEE Appl. Power Electron. Conf.*, 2004, vol. 2, pp. 1306–1312.
- [2] Y. Ren, M. Xu, K. Yao, and F. C. Lee, "Two-stage 48V power pod exploration for 64-bit microprocessor," in *Proc. IEEE Appl. Power Electron. Conf.*, 2003, vol. 1, pp. 426–431.
- [3] Yuancheng Ren, Ming Xu, Y. Meng, and F. C. Lee, "12V VR efficiency improvement based on two-stage approach and a novel gate driver," in *Proc. IEEE Power Electron. Spec. Conf.*, 2005, pp. 2635–2641.
- [4] H. Mao, J. A. Abu-Qahouq, S. Luo and I. Batarseh, "Zero-voltage-switching (ZVS) two-stage approaches with output current sharing for 48 V input DC-DC converter," in *Proc. IEEE Appl. Power Electron. Conf.*, 2004, vol. 2, pp. 1078–1082.
- [5] K. I. Hwu and Y. T. Yau, "Resonant voltage divider with bidirectional operation and startup considered," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1996–2006, Apr. 2012.
- [6] W. Li, J. Xiao, J. Wu, J. Liu, and X. He, "Application summarization of coupled inductors in DC-DC converters," in *Proc. IEEE Appl. Power Electron. Conf.*, 2009, pp. 1487–1492.
- [7] W. Li and X. He, "A family of interleaved DC-DC converters deduced from a basic cell with winding-cross-coupled inductors (WCCIs) for high step-up or step-down conversions," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1791–1801, Jul. 2008.
- [8] C.-T. Tsai and C.-L. Shen, "Interleaved soft-switching buck converter with coupled inductors," in *Proc. IEEE Int. Conf. Syst. Eng. Technol.*, 2008, pp. 877–882.
- [9] Z. Zhang, E. Meyer, Y.-F. Liu, and P. C. Sen, "A non-isolated ZVS self-driven current tripler topology for low voltage and high current applications," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 1983–1990.
- [10] Y. Jang, M. M. Jovanovic, and Y. Panov, "Multiphase buck converters with extended duty cycle," in *Proc. IEEE Appl. Power Electron. Conf.*, 2006, pp. 38–44.
- [11] D. A. Grant, Y. Darroman, and J. Suter, "Synthesis of tapped-inductor switched-mode converters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1964–1969, Sep. 2007.
- [12] Sheng Ye, W. Eberle, and Y.-F. Liu, "A novel non-isolated full bridge topology for VRM applications," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 427–437, Jan. 2008.
- [13] H. Cheng, K. M. Smedley, and A. Abramovitz, "A wide-input-wide-output (WIWO) DC-DC converter," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 280–289, Feb. 2010.
- [14] M. Batarseh, X. Wang, and I. Batarseh, "Non-isolated half bridge buck based converter for VRM application," in *Proc. IEEE Power Electron. Spec. Conf.*, 2007, pp. 2393–2398.
- [15] K. Nishijima, D. Ishida, K. Harada, T. Nabeshima, T. Sato, and T. Nakano, "A novel two-phase buck converter with two cores and four windings," in *Proc. IEEE INTELEC Conf.*, 2007, pp. 861–866.
- [16] K. Yao, Y. Ren, J. Wei, M. Xu, and F. C. Lee, "A family of buck-type DC-DC converters with autotransformers," in *Proc. IEEE Appl. Power Electron. Conf.*, 2003, vol. 1, pp. 114–120.
- [17] Z. Yang, S. Ye, and Y.-F. Liu, "A new transformer-based non-isolated topology optimized for VRM application," in *Proc. IEEE Power Electron. Spec. Conf.*, 2005, pp. 447–453.
- [18] M. H. Vafaie, E. Adib, and H. Farzanehfard, "A self powered gate drive circuit for tapped inductor buck converter," in *Proc. IEEE PEDSTC Conf.*, 2012, pp. 379–384.
- [19] P. Xu, J. Wei, and F. C. Lee, "The active-clamp couple-buck converter—a novel high efficiency voltage regulator modules," in *Proc. IEEE Appl. Power Electron. Conf.*, 2001, vol. 1, pp. 252–257.
- [20] B.-R. Lin, J.-J. Chen, and F.-Y. Hsieh, "Analysis and implementation of a bidirectional converter with high conversion ratio," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2008, pp. 1–6.
- [21] Z. Zhang, W. Eberle, Y.-F. Liu, and P. C. Sen, "A novel non-isolated ZVS asymmetrical buck converter for 12 V voltage regulators," in *Proc. IEEE Power Electron. Spec. Conf.*, 2008, pp. 974–978.
- [22] S. Ye, E. Meyer, Y.-F. Liu, and L. X. Dong, "A novel non-isolated two-phase full bridge topology for VRM applications," in *Proc. IEEE Appl. Power Electron. Conf.*, 2008, pp. 24–30.
- [23] Z. Zhang, E. Meyer, Y.-F. Liu, and P. C. Sen, "A 1-MHz, 12-V ZVS nonisolated full-bridge VRM with gate energy recovery," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 624–636, Mar. 2010.
- [24] H. Jang, T. Ahn, and B. Choi, "New half-bridge dc-to-dc converters for wide input voltage applications," in *Proc. IEEE INTELEC Conf.*, 2009, pp. 1–6.
- [25] L. Gu, K. Jin, X. Ruan, M. Xu, and Fred Lee, "A family of switching capacitor regulators," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 740–749, Feb. 2014.
- [26] D. Huang, X. Wu, and F. C. Lee, "Novel non-isolated LLC resonant converters," in *Proc. IEEE Appl. Power Electron. Conf.*, 2012, pp. 1373–1380.
- [27] Z. Zhang, W. Eberle, Y.-F. Liu, and P. C. Sen, "A nonisolated ZVS asymmetrical buck voltage regulator module with direct energy transfer," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3096–3105, Aug. 2009.
- [28] K. W. E. Cheng, "Tapped inductor for switched-mode power converters," in *Proc. IEEE ICPEA Conf.*, 2006, pp. 14–20.
- [29] Z. Yang, S. Ye, and Y. Liu, "A novel nonisolated half bridge DC-DC converter," in *Proc. IEEE Appl. Power Electron. Conf.*, 2005, vol. 1, pp. 301–307.
- [30] J. Leyva-Ramos, L. H. Diaz-Saldierna, and M. G. Ortiz-Lopez, "Control of high-step down voltage converters for voltage regulator modules," in *Proc. IEEE CCE Conf.*, 2011, pp. 1–6.
- [31] K. Jin, L. Gu, W. Cao, X. Ruan, and M. Xu, "Nonisolated flyback switching capacitor voltage regulator," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3714–3722, Aug. 2013.



**K. I. Hwu** (M'06) was born in Taichung, Taiwan, on August 24, 1965. He received the B.S. and Ph.D. degrees in electrical engineering from National Tsing Hua University, Hsinchu, Taiwan, in 1995 and 2001, respectively.

From 2001 to 2002, he was the Team Leader of the Voltage-Regulated Module (VRM), AcBel Company. From 2002 to 2004, he was a Researcher at the Energy and Resources Laboratories, Industrial Technology Research Institute. He is currently a Professor at the Institute of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan, where he was the Chairman of the Center for Power Electronics Technology from 2005 to 2006. His current research interests include power electronics, converter topology, and digital control.

Dr. Hwu has been a Member of the Program Committee of the IEEE Applied Power Electronics Conference and Exposition since 2005. He has also been a member of the Technical Review Committee of the Bureau of Standards, Metrology, and Inspection since 2005. Since 2008, he has been a member of the IET.



**W. Z. Jiang** (S'12) was born in Changhua, Taiwan, on May 09, 1989. He received the B.S. and M.S. degrees in electrical engineering from the National Taipei University of Technology, Taipei, Taiwan, in 2011 and 2013, respectively, where he is currently working toward the Ph.D. degree.

His research interests include power electronics and digital control.



**Y. T. Yau** (M'12) was born in Tainan, Taiwan, on November 23, 1980. He received the B.S. and M.S. degrees in electrical engineering from Tamkang University, Tamsui, Taiwan, in 2002 and 2004, respectively. He received the Ph.D. degree in electrical engineering from the National Taipei University of Technology, Taipei, Taiwan, in 2012.

In 2002, he was with AcBel Company for six months. From 2005 to 2011, he was a Researcher with the Industrial Technology Research Institute, Hsinchu, Taiwan. From 2011 to 2014, he was a Chief Engineer with Leadtrend Technology Corporation, Hsinchu. He is currently an Account Engineer with Asian Power Devices Inc., Taoyuan, Taiwan. His research interests include power electronics, converter topology, and digital control.