

# Exponential ADE Solution Based Compact Model of Planar Injection Enhanced IGBT Dedicated to Robust Power Converter Design

Petar Igić, *Member, IEEE*

**Abstract**—The compact model of an injection enhanced insulated gate bipolar transistors based on the exponential solution of the ambipolar diffusion equation is presented in this paper. To model plasma carrier distribution, an exponential shape function is used, and in steady-state forward bias operation, the plasma carrier concentration has a distribution of catenary form with just two exponential basis functions, while in transient operation, more complex profiles can be approximated using a number of exponential basis functions with a range of decay length parameters, shorter than the steady state ones. The device model developed has been implemented in Saber circuit simulator and successfully tested against complete set of high current, high voltage experimental results.

**Index Terms**—Ambipolar diffusion equation (ADE), circuit design, compact model, double pulse switching, IE-IGBT, modeling.

## I. INTRODUCTION

INSULATED gate bipolar transistors (IGBTs) are devices of choice in modern power converter systems targeting medium to high voltage and current applications [1]–[5]. IGBT has a significantly lower on-state voltage drop compared to the unipolar devices, due to minority carrier high level injection leading to the conductivity modulation of its drift region. However, this improvement comes at an expense of an increase turn-off time, i.e., lower switching frequencies, and higher power losses. Furthermore, it is usually difficult to select the same device design parameters that will secure the low on-state voltage and large superior safe operation area (SOA) in a basic IGBT. To address the aforementioned contradictory issues, many progenies of the conventional IGBT have been developed. Devices such as dynamic N-buffer IGBT (DB-IGBT) [6], double trench insulated IGBT (DT-IGBT) [7], or injection efficiency controlled IGBT (IEC-IGBT) [8], achieved low on-voltage and superior SOA by enhancing the anode injection of minority carriers during on-state and by weakening it during the device turn-off [6], [7]. Another basic IGBT descendant is injection enhanced IGBT (IE-IGBT) devices aiming to reduce the on-state voltage, i.e., power losses [9]. During power electronic

circuit design incorporating IE-IGBTs, to optimize the trade-off between the low energy loss and the low overshoot, one would need to employ unavoidably an accurate physics based model.

During the power circuitry early design stages, it has been a practice to consider an IGBT to be a binary on–off switch, thus achieving very fast simulation of the converter operation. However, this modeling approach cannot be used to analyze some key aspects of the device and converter performance such as heat dissipation for example, very important design parameter especially during operation at high switching frequencies [11]–[13]. Obviously, this will not lead to robust equipment design, as it does not provide any information regarding switch failure mechanisms. To overcome this issue, one could develop and use the IGBT models based on full internal physics of the device. These would be typically 2-D or 3-D finite-element (FE) models developed and run in some of the commercially available simulation tools. This modeling approach will provide designers with detailed knowledge of the IGBT devices, but it requires very long simulation time, and it is numerically prohibitive if one would like to study complex circuits containing multiple power devices requiring many switching events [14].

The compact modeling approach is placed between these two extremes [15]–[33]. Compact models are lower complexity models, but yet fully physically based and very accurate models of the power devices dedicated to circuit simulation. This physical modeling approach could be based on certain mathematical simplifications of the fundamental semiconductor charge transport equations, as discussed, for example, in [15], [17], [26], [28]. In order to develop an IGBT model that will describe correctly its static and dynamic behavior, the main challenge is to incorporate into a device model conductivity modulation and nonquasistatic charge storage effects [26], [27]. The absence of an industry-accepted IGBT model and the pronounced industry-need for more accurate IGBT compact model have triggered very intensive research in this area for more than a decade. The distinct challenge in developing IGBT compact model for circuit simulation lays in the fact that model needs to satisfy some refuting requirements. It needs to provide high quantitative accuracy, short CPU time, and physical, yet easy to determine model parameters. As a result, different IGBT compact models have been developed and presented in the literature, some of those suitable for long time inverter simulations (minutes) [23]. The IGBT compact models could be classified into two groups, one that solves ambipolar diffusion equation (ADE) and one that does not, typically classified as subcircuit compact models.

Manuscript received February 14, 2014; revised April 10, 2014 and May 22, 2014; accepted March 26, 2014. Date of publication June 12, 2014; date of current version November 3, 2014. This work has been supported by the ERDF WEFO SOLCER Grant. Recommended for publication by Associate Editor A. Lindemann.

The author is with the Electronic System Design Centre, College of Engineering, Swansea University, Swansea, SA2 8PP, U.K. (e-mail: p.igic@swansea.ac.uk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2330655

To describe IGBT's static and dynamic behavior, it is vital that the ADE solution based models incorporate conductivity modulation and nonquasistatic charge storage effects [15], [26]. When the excess carrier density overcomes the IGBT's  $n^-$  base doping level by several orders of magnitude within the carrier storage region, the assumption that the excess electron concentration and excess hole concentration are equal is valid. Then, the carrier transport is determined by the ADE. An exponential approximation based solution for this equation has been developed and, in order to model the plasma carrier distribution, set of exponential shape functions is used [26]. These shape functions are found to model the shape of the plasma correctly, without oscillations in the internal distribution [26]. There is also a well-known Fourier series ADE solution based model as described in [28]. It has been based on the research results showing that the diffusion equation could be solved by means of an electrical analogy [27] and the plasma carrier concentration has a distribution of a sum of Fourier series components in space. These models could be implemented in any general purpose simulation software having nonlinear elements and variable parameters [28].

Common feature of all subcircuit compact models is that they are not trying to solve ADE in order to reproduce measurement data or predict device characteristics. Recently, HiSIM-IGBT compact model has been developed and presented [29]–[31]. This model is based on the consistency of the potential distribution within the IGBT device by considering in great details the MOSFET surface potentials and the BJT junction potentials, as described in [29] and [31]. The model has been originally developed for Trench IGBT device. The IGBT's MOSFET part is described with a conventional model, and the main model development effort has been put into extending the BJT, since IGBT output current is managed by the bipolar transistor theory. Another IGBT model has been presented in [22] and [24]. In [22], the physics-based IGBT subcircuit model which successfully included the effects of localized lifetime control (LLC) on device electrical performance has been described. In particular, the model depicts the non punch trough IGBTs with different locations of LLC region.

Thermal compact model of an IGBT is equally important as its electrical counterpart to accurately predict circuit performance [11]–[13]. The work presented in [11] and [15] describes an electro-thermal (ET) modeling strategy that has been widely accepted by compact modeling research community and successfully applied since. It could be briefly described in what follows. Adding an extra node, thermal node, to the electrical compact model of the IGBT device an ET models can be formulated. This thermal node has information regarding junction temperature of the device and it represents a connection between the active devices and rest of the circuit thermal network [11]. The thermal parts of the compact models are represented using a thermal RC network due to an electrical analogy [12]: thermal resistance is represented by an electrical resistance, thermal capacitance by an electrical capacitance, and dissipated power by current source [32]. Either Foster or Cauer RC networks can be used for this purpose [32]. Since the Foster network is not directly suitable for the heat-flow path identification (because




Fig. 1. Schematic of the carrier profile comparison between conventional IGBT (solid line) and IE-IGBT (dashed line).

of the node-to-node heat capacitances), the Cauer RC network is preferred choice for thermal device characterization. Cauer network includes only node-to-ground capacitances and it represents a discretized image of the real heat-flow structure. Network elements can be determined by using a deconvolution method for extraction of the RC thermal network parameters from the thermal transient response of the device for a step function excitation. Namely, applying an abrupt dissipation step onto the chip, the time-function of the rise of the chip temperature has to be determined. Either experimental method or 3-D Finite Element Model could be employed to obtain these thermal transient responses [32].

In what follows, an exponential ADE solution based compact model for planar injection enhanced IGBT device, similar to the one described in [34], has been presented and tested against full set of high current, high voltage experimental results.

## II. IE-IGBT DEVICE STRUCTURE AND COMPACT MODEL DEVELOPMENT

Fig. 1 shows the comparison on the carrier profiles in the n-base of an IGBT and injection enhanced IGBT (IE-IGBT or sometimes denoted as IEGT) for the lower operating frequency case. In the case of the conventional IGBT, carrier concentration in the n-base region is poor, and this is due to built-in hole bypass structure in the IGBT's MOS cathode region. This can lead to a large on-state voltage in high voltage devices, typically above 3 kV. As shown in Fig. 1, the IE-IGBT has carrier profile very similar to that of GTO or a PiN diode leading to a good tradeoff between on-state voltage drop and switching losses. The IE-IGBT has been proposed in the early nineties and has been studied by many researchers [10]. The IE effect was simply defined as higher level of electron injection from n-channel to the n-base, than the one expected from the basic IGBT. This was explained as a result of the IE-IGBT's higher electron injection efficiency, and has been since confirmed theoretically and experimentally [9], [10]. The higher electron efficiency occurs in both, planar and trench structures. Technology parameters determining the injection efficiency are half of unit cell length and the ratio of the gate length and source/body region length in the planar structure and product of half unit cell length and trench depth in the trench structure.

The schematic cross section of a planar IE-IGBT considered in this study is shown in Fig. 2. In order to achieve the n-base carrier profile similar to one presented in Fig. 1, the device can be represented by a simplified electric circuit consisting of a




Fig. 2. Schematic of a planar IE-IGBT and simplified equivalent circuit.

MOSFET and PiN diode as shown in Fig. 2. When positive voltage is applied at the gate contact to invert the p-body and create the device's channel, the n-base area underneath the gate is in accumulation; this electron accumulation region can act as a cathode of the PiN diode shown in Fig. 2. This is used as a starting point in development of a compact IE-IGBT model as described in what follows.

#### A. MOSFET Section Model

The dc characteristics of the MOSFET part of the overall IE-IGBT model has been well represented with a basic SPICE type model with the addition of some effects. Significant change in output resistance due to the expansion of the drain depletion region with drain voltage can be well modeled by the channel length modulation parameter  $\lambda$ , found in SPICE level 1. The device transconductance reduces with increasing gate bias, and this can be adequately modelled with the use of the SPICE level 3 parameter  $\theta$  controlling the effects of velocity saturation due to high electric fields.

This results in the following well-known overall expression for the MOSFET current:

$$I_D = K_{p(\text{lin})} \left( (V_{GS} - V_{TH}) V_{DS} - \frac{K_{p(\text{lin})}}{2K_{p(\text{sat})}} V_{DS}^2 \right) \times \frac{M(1 + \lambda V_{DS})}{2(1 + \theta(V_{GS} - V_{TH}))} \quad (1)$$

in the linear region, and

$$I_D = K_{p(\text{sat})} (V_{GS} - V_{TH})^2 \frac{M(1 + \lambda V_{DS})}{2(1 + \theta(V_{GS} - V_{TH}))} \quad (2)$$

in the saturation region. Here,  $M$  is the avalanche Multiplication factor given by

$$M = \frac{1}{1 - \left| \frac{V_{DS}}{BV} \right|^{BV_n}} \quad (3)$$

In (1), (2), and (3),  $K_{p(\text{lin})}$  stands for the device transconductance in the linear region,  $K_{p(\text{sat})}$  represents the device transconductance in the saturation region,  $BV$  represents the breakdown voltage, and  $BV_n$  is the breakdown voltage index. The other symbols have their usual meanings.

Next, the transient behavior is modeled with a series of capacitors, between pairs of device terminals. The Miller capacitance has the most significant effect on the switching behaviour of the device; it is also very nonlinear as it is comprised of the series combination of the gate-drain oxide capacitance,  $C_{\text{oxd}}$ , and the gate drain depletion capacitance. This results in the following nonlinear capacitance:

$$C_{DG} = \frac{C_{\text{oxd}}}{1 + \frac{C_{\text{oxd}} W_{DGj}}{A_{DG} \epsilon_0 \epsilon_s}} \quad (4)$$

where  $A_{DG}$  represents the gate-drain overlapping area, and other symbols have usual meanings. Combining these effects, the model for the MOSFET portion of the overall IE-IGBT model has been developed. MOSFET's drain node (D) shown in Fig. 2, is an internal node within the overall model.

#### B. PiN Diode Section Model

In order to describe correctly static and dynamic behavior of the power bipolar devices, one has to incorporate into a device model conductivity modulation and nonquasistatic charge storage effects [17], [21], since they are the dominant factor in determining the dynamic and static current and voltage characteristics of these devices. When the excess carrier density overcomes the base doping level by several orders of magnitude ('plasma' condition), the assumption that  $n \approx p$  is valid ( $n$  and  $p$  represent the total electron and hole concentration respectively). Then, the carrier transport is determined by the ADE

$$D \frac{\partial^2 p(x, t)}{\partial x^2} = \frac{p(x, t)}{\tau} + \frac{\partial p(x, t)}{\partial t} \quad (5)$$

where  $D$  represents the ambipolar diffusion constant and  $\tau$  represents the ambipolar carrier lifetime. The ambipolar diffusion constant is related to the real electron and hole diffusion constants by

$$D = 2D_n D_p / (D_n + D_p) \quad (6)$$

where  $D_n$  and  $D_p$  have their usual meaning, i.e., represent the diffusion constants for electrons and holes. The boundary conditions for the (5) are

$$\left. \frac{\partial p}{\partial x} \right|_{x_l} = \frac{1}{2qS} \left( \frac{I_{nl}}{D_n} - \frac{I_{pl}}{D_p} \right) \quad (7)$$

$$\left. \frac{\partial p}{\partial x} \right|_{x_r} = \frac{1}{2qS} \left( \frac{I_{nr}}{D_n} - \frac{I_{pr}}{D_p} \right) \quad (8)$$

and are valid for the concentration gradient at the left ( $x_l$ ) and right ( $x_r$ ) ends of the carrier storage zone. In the aforementioned




Fig. 3. Schematic of the PiN diode section model. The diode's cathode contact (K) corresponds to internal node D shown in Fig. 2. The dashed lines within the N-base region depict schematically on-state carrier distribution and carrier distribution at an arbitrary point during IE-IGBT device turn-off.

equations,  $q$  and  $S$  stand for the electron unity charge and cross section, respectively.  $I_{nl}$  and  $I_{pl}$  represent the electron and hole currents at the anode end of the carrier storage region and  $I_{nr}$  and  $I_{pr}$  represent electron and hole currents at the cathode end of the carrier storage region (see Fig. 3). The  $I_{plasma}$  is a total current flowing through the base region excluding the current component that charges and discharges anode-base depletion capacitor and is referred to as the plasma current.

A compact model for the PiN diode section model is shown in Fig. 3, the internal voltages and currents are incorporated in the diagram. The total voltage across the diode is the sum of various components as shown in Fig. 3. Voltages  $V_{jp+n-}$  and  $V_{left}$  represent the junction and depletion voltage drops across the  $p+n$ - junction, respectively.

Similarly,  $V_{jn+n-}$  and  $V_{right}$  account for the  $n+n$ - junction. Once again,  $n+$  region exists due to  $n$ -base accumulation layer underneath the IE-IGBT gate. In addition, there is an ohmic voltage drop  $V_p$  across the plasma (carrier storage region), where conductivity modulation takes place whenever the plasma is present. The total plasma current,  $I_{plasma}$ , consists of both hole and electron components within the plasma, additionally the depletion capacitance current,  $I_{dep}$ , contributes to the total current  $I_{tot}$ . The currents  $I_{pl}$ ,  $I_{nl}$ ,  $I_{pr}$ , and  $I_{nr}$  represent the individual electron and hole currents entering the plasma at the diode's anode and cathode.

To model plasma carrier distribution, an exponential shape function is used. In steady-state forward bias operation, the plasma carrier concentration has a distribution of catenary form with just two exponential basis functions giving

$$p = Ae^{x/L} + Be^{-x/L} \quad (9)$$

where the diffusion length,  $L = \sqrt{D\tau}$ . In transient operation, more complex profiles can be approximated using a number of exponential basis functions with a range of decay length parameters, shorter than the steady state ones.

In forward bias, the junction voltage drops can be calculated using the following:

$$V_{jp+n-} = V_T \log_e \left( \frac{p_l}{n_i} + \frac{n_i}{N_d} \right) \quad (10)$$

for the left hand ( $p^+n^-$ ) side and

$$V_{jn+n-} = V_T \log_e \left( \frac{p_r + N_d}{n_i} \right) \quad (11)$$

for the right hand ( $n^-n^+$ ) side, where  $V_T$  represents the thermal voltage,  $n_i$  represents the intrinsic carrier concentration and  $N_d$  stand for the  $n$ -base doping level.

The ohmic voltage drop across the plasma  $V_p$  is found by integrating the electric field  $E$  responsible for driving the drift currents in the plasma region

$$V_p = \int_{x_l}^{x_r} E dx \quad (12)$$

where  $E$  is found from the total hole and electron current in the plasma

$$I_{plasma} = I_{hole} + I_{elec.} = qS(\mu_n(p + N_d) + \mu_p p) E. \quad (13)$$

Thus, from (12) and (13) the ohmic resistance  $R_p$  is found to be

$$R_p = \frac{V_p}{I_{plasma}} = \frac{V_T}{qS(D_n + D_p)} \int_{x_l}^{x_r} \frac{1}{p(x) + N_{eff}} dx \quad (14)$$

where Einstein's relation has been used to replace the mobilities  $\mu_n$  and  $\mu_p$  and the effective doping concentration in the base is defined as

$$N_{eff} = \frac{N_d D_n}{D_n + D_p} \quad (15)$$

which arises from substituting (13) into (12). In order to solve (14) and determine  $R_p$ , the plasma region is divided in  $n-1$  panels. Then, a linear plasma distribution  $p(x)$  is assumed inside every panel, this makes it possible to evaluate (14) analytically, thus  $R_p$  is determined as

$$R_p = \sum_{i=1}^{n-1} R_{i,i+1} \quad (16)$$

where  $R_{i,i+1}$  is the resistivity associated with the panel between  $x_i$  and  $x_{i+1}$ .

In negative bias,  $V_{jp+n-}$  becomes zero and the depletion voltage ( $V_{left}$ ) is developed, this is related to the depletion width  $x_l$ , for a uniformly doped base region, as

$$V_{left} = -\frac{qN_d}{2\epsilon_0\epsilon_s} x_l (x_l + 2x_0) \quad (17)$$

where  $\epsilon_0\epsilon_s$  is the permittivity of the base region and  $x_0$  is related to the junction in-built voltage  $V_{bi}$ , which is given as an external parameter, as

$$x_0 = \sqrt{\frac{2\epsilon_0\epsilon_s V_{bi}}{qN_d}}. \quad (18)$$

Note that  $V_{left} = 0$  when  $x_l = 0$ , so that, for convenience, the origin for  $x$  has been taken as the edge of the depletion region at zero bias rather than at the metallurgical junction. Similar expressions may be obtained for  $V_{right}$  in terms of the depletion width  $w-x_r$ . Under high reverse current conditions, such as during turn off,  $N_d$  in (17) must be modified by the presence of large numbers of holes flowing through the depletion region,

it is thus replaced by

$$N_d + \frac{|I_{\text{plasma}}|}{qSv_{psat}} \quad (19)$$

where  $v_{psat}$  is the high field saturation velocity of the holes.

The presence of the depletion region gives rise to a small extra current component under high-speed transient conditions

$$I_{\text{dep}} = -qSN_d \frac{dx_l}{dt} \quad (20)$$

where  $I_{\text{dep}}$  is in the forward direction and is added to the plasma current  $I_{\text{plasma}}$  giving a total current of

$$I_D = I_{\text{tot}} = I_{\text{plasma}} + I_{\text{dep}}. \quad (21)$$

The diode model is implemented with the aid of a suitable set of system variables which are nonlinearly coupled through the preceding equations to the diode voltage and current. The system variables chosen were

$$[V_{\text{anode}}, V_{\text{cathode}}, I_{\text{tot}}, p_l, p_r, x_l, x_r].$$

An equation is associated with each system variable and solved in conjunction with the other equations of the connected external network at each time step of the simulation. The model is originally developed in FORTRAN programming language, and could easily be transferred to MATLAB for example. More details on the model implementation and exponential function representation of the carrier distribution is given in [26], and they are not repeated here for the sake of clarity.

### C. Assembly of the Compact IE-IGBT Model

The model of the planar IE-IGBT is obtained combining two previously described models for the MOSFET and PiN devices.

On the left hand side of the carrier storage region, we have the same conditions as the ones described for the PiN diode (electrons penetrate the  $p^+$  region and recombine there giving rise to recombination current  $I_{nl}$ , and p-emitter injects hole into the n-base region, giving rise to the diffusion current  $I_{pl}$ ) and no changes are needed in the model. On the right hand side, the electron current  $I_{nr}$  is actually MOSFET channel current  $I_{ch}$  (see Fig. 4) this writing the boundary condition for the carrier storage region as

$$\frac{\partial p}{\partial x} \Big|_{x_l} = \frac{1}{2qS} \left( \frac{I_{nl}}{D_n} - \frac{I_{\text{plasma}} - I_{nl}}{D_p} \right) \quad (22)$$

$$\frac{\partial p}{\partial x} \Big|_{x_r} = \frac{1}{2qS} \left( \frac{I_{ch}}{D_n} - \frac{I_{\text{plasma}} - I_{ch}}{D_p} \right) \quad (23)$$

and the MOSFET and bipolar parts of the model are coupled together in this way. (23) denotes an important boundary condition for the ADE and, unlike the Hefner model [15], which assumes that the carrier concentration at the device's cathode side is zero, the carrier concentration at the cathode side is determined by solving the model equations self-consistently for the given boundary conditions. Finally, the capacitances  $C_{GD}$  and  $C_{GS}$  shown in Fig. 4 are the same as the ones described for the MOSFET model, and the capacitance existing between anode




Fig. 4. Schematic of the planar IE-IGBT compact model.

and the cathode of the IE-IGBT is modeled by the depletion current  $I_{\text{dep}}$

$$I_{\text{dep}} = -qSN_d \frac{d(w - x_r)}{dt}. \quad (24)$$

### III. MEASUREMENT TEST RIG

IE-IGBT measurement test rig is presented in Fig. 5.

The double-pulse switching test circuit incorporates two IE-IGBTs (TOSHIBA's press-pack 4.5 kV/1.5 kA devices), named TR1 and TR2 on the schematic, and two capacitors, denoted as C1 and C2. There are two gate drive circuits feeding the gates of the transistors 1 and 2. All the inductances, except the 400-nH load inductance  $L_{\text{load}}$ , shown on the schematic are stray inductances, and their values are included in the schematic. The higher value stray inductances (above 30 nH) have been measured and the others are estimated. When switch S1 closes, capacitor C1, also called energy storage capacitor, is charged to a high voltage just below 3 kV by the high-voltage power source. From the circuit diagram, capacitor C2 will be charged to the same level. Once the transistor 1 is turned ON by the gate driver generated pulse, current flows from C1, through load inductance and transistor 1 back to C1. Capacitor C1 has a large value securing linear current increase and the duration of the pulse is selected to guarantee that the current reaches required level at the time TR1 is turned OFF. Once TR1 is OFF, the voltage starts to build across its output terminals. When this voltage rises above the value of the voltage across capacitors C1 and C2, the current commutates into the freewheeling diode D2 associated to TR2, at a rate determined by the voltage rise rate and the stray inductances. The duration of first pulse on-time is usually set to around 100  $\mu\text{s}$  for these voltage and current levels. The current decays very slowly as it pass through  $L_{\text{load}}$  and D2.




Fig. 5. Circuit diagram of characterization double-pulse switching test rig.

TABLE I  
SUMMARY OF THE EXPERIMENTAL VERSUS MODELING RESULTS, INCLUDING  
RELATIVE ERROR

Parameter Description	Experiment	Model	Error (%)
First Pulse End-Current Level	1123 A	1177 A	5
First Pulse End-Voltage Overshooting	2962 V	3156 V	6
Second Pulse Start-Voltage Level	2338 V	2331 V	0.2
Second Pulse Start-Current Overshooting	2038 A	1847 A	10
Second Pulse Start-Current Level	1029 A	1079 A	5
Second Pulse End-Current Level	1413 A	1461 A	3
Second Pulse End-Voltage Overshooting	2895 V	3103 V	7
First Pulse End-Current Fall Time	0.62 $\mu$ s	0.63 $\mu$ s	2
First Pulse End-Voltage Rise Time	0.98 $\mu$ s	0.89 $\mu$ s	10
First Pulse End-Current Delay Time	7.73 $\mu$ s	7.23 $\mu$ s	7
First Pulse End-Voltage Delay Time	6.54 $\mu$ s	6.21 $\mu$ s	5
Second Pulse Start-Current Delay Time	4.89 $\mu$ s	4.56 $\mu$ s	7
Second Pulse Start-Voltage Delay Time	4.99 $\mu$ s	4.97 $\mu$ s	0.4

Capacitor C2 provides a lower loop inductance at turn-off and turn-on.

After few hundred microseconds, transistor TR1 is turned ON again by second gate pulse. Current starts to build in TR1, C1, and C2, and simultaneously it reduces in D2. Once its current reaches zero value, diode D2 starts conducting the reverse recovery current also flowing in C1, C2, and TR1 (in addition to load current). Approximately after further 100  $\mu$ s, transistor 1 is turned OFF again. Once again, current commutates into D2 and flows around  $L_{load}$  and D2, until it decays to zero. The single test cycle is now over. The transients of the great interest are the first turn-off and the second turn-on. Note that they are occurring at the similar load current (see Table I). The voltages




Fig. 6. Prediction of the excess carrier storage evolution during IE-IGBT turn-off (a) at the anode/n-base end and (b) at the cathode end (at the point D of Fig. 2).

are measured at two points denoted as Node 1 and Node 2 in the Fig. 5, and these values are used to determine the potential across TR1 and TR2. The current measurement point is also shown at the diagram, and the high accuracy current transformer has been employed for these measurements.

#### IV. RESULTS AND DISCUSSIONS

A dozen IE-IGBTs have been subjected to double-pulse switching test, and the experimental results were averaged. In this way, compact model parameters extracted could be used to represent any of these devices rather than the single one. The simulation circuit that mimics the experimental test circuit has been assembled and simulation of the double pulse test executed. The values of the IE-IGBT's model parameters are as follows: the total device area,  $A = 25 \text{ cm}^2$ , width of the n-base region,  $w = 600 \text{ }\mu\text{m}$ , doping of the n-base region,  $N_d = 2 \times 10^{13} \text{ cm}^{-3}$ , ambipolar lifetime,  $\tau = 0.4 \text{ }\mu\text{s}$ , device transconductance in the linear region,  $K_{p(\text{lin})} = 63 \text{ A/V}^2$ , device transconductance in the saturation region,  $K_{p(\text{sat})} = 36 \text{ A/V}^2$ , the gate source capacitance (see Fig. 4),  $C_{GS} = 0.6 \text{ nF}$ , gate drain capacitance,  $C_{GD} = 1.6 \text{ nF}$ , the




Fig. 7. DC  $I_{CE} - V_{GE}$  transfer characteristic, compact model result versus experiment.

breakdown voltage  $BV = 4500$  V, and the breakdown voltage index  $BV_n = 4$ . The physically based PiN diode compact model, as well as model parameters, described in great details in [26] has been used to model the freewheeling diode D2. The values of the diode model parameters are as follows: the diode area,  $A_D = 9$  cm<sup>2</sup>, width of the diode n-base region,  $w_D = 600$  μm, doping of the n-base region,  $N_{dD} = 2 \times 10^{13}$  cm<sup>-3</sup>, ambipolar lifetime,  $\tau_D = 0.4$  μs, hole end leakage saturation current,  $I_{rp0} = 2 \times 10^{-11}$  A, electron end leakage saturation current,  $I_{ln0} = 2 \times 10^{-12}$  A.

To indicate the IE-IGBT model accuracy, the characteristics showing decay of the excess carrier concentration at the anode/n-base junction,  $p_l$ , and at the cathode end (at the point D of Fig. 2),  $p_r$ , during the device turn-off are shown in Fig. 6, and compared against the results obtained from the fully physical drift-diffusion 2-D FE model. As set within the compact model, the carrier concentration change follows the Gaussian profile determined by two parameters, the pic excess carrier concentration and the Gaussian spreading factor. It can be seen from the Fig. 6(a), the carrier concentration  $p_l$  reduces monotonically during the turn-off, and the results are in very good agreement with the FE ones. The Hefner model described in [15] predicts sudden rise in the carrier concentration during the turn off, but this has since not been confirmed theoretically or experimentally. From Fig. 6(b), one can see that the excess carrier concentration at the cathode end reduces at greatly faster rate; the depletion region forms at the cathode end at around 100 ns and it spreads toward the anode region swiping the excess charge carriers away.

The dc transfer characteristic  $I_{CE} - V_{GE}$  is shown in Fig. 7.

The long-time current waveforms during the double pulse switching test are shown in Fig. 8, Fig. 8(a) and (b) show experimental results, and Fig. 8(c) shows simulation results. The long-time voltage waveforms are shown in Fig. 9, experimental results in Fig. 9(a), and simulation results in Fig. 9(b). To avoid voltage oscillations seen in Fig. 9(a) and to reduce CPU time, models for several stray capacitors needed to be included in




Fig. 8. Double pulse switching test: (a) experimental results, first pulse long-time current waveform, (b) experimental results, second pulse long-time current waveform (c) simulation results, complete long-time current waveform.





Fig. 9. Double pulse switching test: (a) experimental result, complete long-time voltage waveform, and (b) simulation result, complete long-time voltage waveform.





Fig. 10. Double pulse switching test: (a) first pulse current turn-off experimental result, (b) first pulse current turn-off simulation result.

the simulation circuit. Fig. 10(a) shows the first pulse current turn-off experimental result and Fig. 10(b) includes simulation result. Fig. 11 shows the voltage waveforms (rise of the anode voltage) during the same time instance, i.e., first pulse turn-off. Fig. 12 shows current waveform (current rise) during second pulse turn-on, (a) experimental and (b) simulation results.

Large spike seen on both, experimental and simulation curves, corresponds to freewheeling diode reverse recovery current. Fig. 13 shows anode voltage decay during second pulse turn-on time.

The most important voltage and current signal parameters are listed in Table I, their experimental and simulation values

extracted from the appropriate graphs are included for comparison. The voltage and current levels compared are clearly indicated in Figs. 8 to 13. The current (voltage) fall time has been defined as the time needed for current (voltage) to fall from 90% of its original value to 10% of its original value. Similarly, the current (voltage) rise time has been defined as the time needed for current (voltage) to rise from 10% of its final value to 90% of its final value. Those current (voltage) points (or the nearest available ones) are also clearly indicated in the Figs. 8 to 13. The original aim of the exercise, specified to satisfy industrial needs, was to develop compact model capable of achieving match with experimental results with a maximum error of 10%




Fig. 11. Double pulse switching test: (a) first pulse voltage turn-off experimental result, (b) first pulse voltage turn-off simulation result.

across all the parameters. As can be seen from the Table I, this has been successfully achieved.

### V. CONCLUSION

The compact model of a planar injection enhanced IGBT based on the exponential solution of the ADE is presented in this paper. To model plasma carrier distribution, an exponential shape function is used, and in steady-state forward bias operation, the plasma carrier concentration has a distribution of catenary form with just two exponential basis functions, while in transient operation, more complex profiles can be approximated




Fig. 12. Double pulse switching test: (a) second pulse turn-on current experimental result, (b) second pulse turn-on current simulation result.

using a number of exponential basis functions with a range of decay length parameters, shorter than the steady state ones.

The compact model has been originally developed in FORTRAN and MATLAB, and then implemented into Saber circuit simulator. The part of the code providing the exponential solution of the ADE has been included in the Saber simulator as FORTRAN library file.

Device model developed has been successfully tested against complete set of the high current, high voltage experimental results, with a maximum error of 10% across all the parameters.

The model does not have limitations regarding applicable breakdown voltage range; the breakdown voltage value is set as a model parameter. The model can also be applied for the wide range of devices with different cell pitch sizes and current capabilities by adjusting correctly total device area model parameter.




Fig. 13. Double pulse switching test: (a) second pulse turn-on voltage experimental result, (b) second pulse turn-on voltage simulation result.

#### ACKNOWLEDGMENT

The author would like to thank ALSTOM T&D for providing experimental data for this study.

#### REFERENCES

- [1] C. Carastro, C. Castellazzi, C. Clare, and W. Wheeler, "High-efficiency high-reliability pulsed power converters for industrial processes," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 37–45, Jan. 2012.
- [2] E. Dallago, M. Passoni, and G. Venchi, "Analysis of high-frequency IGBT soft switching buck converter with saturable inductors," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 407–416, Mar. 2007.
- [3] T. Kjellqvist, S. Ostlund, and S. Norrga, "Active snubber circuit for source commutated converters utilizing the IGBT in the linear region," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2595–2601, Sep. 2008.

- [4] F. W. Combrink, H. T. Mouton, J. H. R. Enslin, and H. Akagi, "Design optimization of an active resonant snubber for high power IGBT converters," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 114–123, Jan. 2006.
- [5] P. Ranstad and H.-P. Nee, "On dynamic effects influencing IGBT losses in soft-switching converters," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 260–271, Jan. 2011.
- [6] S. Huang, K. Sheng, F. Udrea, and G. A. J. Amaratunga, "A dynamic N-buffer IGBT," *Solid-State Electron.*, vol. 45, no. 1, pp. 173–182, 2001.
- [7] Q. Huang and G. A. J. Amaratunga, "Analysis of double trench insulated gate bipolar transistor," *Solid-State Electron.*, vol. 38, no. 4, pp. 829–838, 1995.
- [8] S. Huang, G. A. J. Amaratunga, and F. Udrea, "The injection efficiency controlled IGBT," *IEEE Electron Dev. Lett.*, vol. 23, no. 2, pp. 88–90, Feb. 2002.
- [9] H. Ohashi, "Current and future development of high power MOS devices," in *Proc. IEDM Tech. Dig.*, 1999, pp. 185–188.
- [10] I. Omura, T. Ogura, K. Sugiyama, and H. Ohashi, "Carrier injection enhancement effect of high voltage MOS devices, device physics and design concept," in *Proc. Int. Symp. Power Semicond. Device*, 1994, pp. 217–221.
- [11] A. R. Hefner and D. L. Blackburn, "Thermal component models for electrothermal network simulation," *IEEE Trans. Compon., Packag. Manuf. Tech.*, vol. 17-A, no. 3, pp. 413–424, Sep. 1994.
- [12] V. Szekeley, A. Poppe, A. Pahi, A. Csendes, G. Hjas, and M. Rencz, "Electro-thermal and logi-thermal simulations of VLSI designs," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 5, no. 3, pp. 258–269, Sep. 1997.
- [13] H. Vinke and C. J. Clemens, "Compact models for accurate thermal characterisation of electronic parts," *IEEE Trans. Compon., Packag. Manuf. Tech.*, vol. 20-A, no. 4, pp. 411–419, Dec. 1997.
- [14] S. Wunsche, C. Class, P. Swartz, and F. Winkler, "Electro-thermal circuit simulation using simulator coupling," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 5, no. 3, pp. 277–282, Sep. 1997.
- [15] A. R. Hefner, "A dynamic electro-thermal model for the IGBT," *IEEE Trans. Ind. Appl.*, vol. 30, no. 2, pp. 394–405, Mar./Apr. 1994.
- [16] P. Turkes and J. Sigg, "Electro-thermal simulation of power electronic systems," *Microelectron. J.*, vol. 29, pp. 785–790, 1998.
- [17] R. Kraus and H. J. Mattausch, "Status and trends of power semiconductor device models for circuit simulation," *IEEE Trans. Power Electron.*, vol. 13, no. 3, pp. 452–465, May 1998.
- [18] A. Ramamurthy, S. Sawant, and B. J. Baliga, "Modeling the [dV/dt] of the IGBT during inductive turn off," *IEEE Trans. Power Electron.*, vol. 14, no. 4, pp. 601–606, Jul. 1999.
- [19] E. Napoli, A. G. M. Strollo, and P. Spirito, "Numerical analysis of local lifetime control for high-speed low-loss P-i-N diode design," *IEEE Trans. Power Electron.*, vol. 14, no. 4, pp. 615–621, Jul. 1999.
- [20] A. Ammous, S. Ghedira, B. Allard, H. Morel, and D. Renault, "Choosing a thermal model for electrothermal simulation of power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 14, no. 2, pp. 300–307, Mar. 1999.
- [21] C. M. Tan and K.-J. Tseng, "Using power diode models for circuit simulations—A comprehensive review," *IEEE Trans. Ind. Electron.*, vol. 46, no. 3, pp. 637–645, Jun. 1999.
- [22] N. Jankovic, P. Igc, and N. Sakurai, "Compact model of the IGBT with localized lifetime control dedicated to power circuit simulations," *Solid State Electron.*, vol. 54, pp. 268–274, 2010.
- [23] P. Igc and Z. Zhou, "High-speed electro-thermal modelling of a three-phase IGBT inverter power module," *Int. J. Electron.*, vol. 97, pp. 195–205, 2010.
- [24] N. Jankovic, T. Pestic, and P. Igc, "All injection level power PiN diode model including temperature dependence," *Solid-State Electron.*, vol. 51, pp. 719–725, 2007.
- [25] A. J. Forsyth, S. Y. Yang, P. A. Mawby, and P. Igc, "Measurement and modelling of power electronic devices at cryogenic temperatures," *IEEE Proc. Circ., Devices Syst.*, vol. 153, no. 5, pp. 407–415, Oct. 2006.
- [26] P. Igc, P. A. Mawby, M. S. Towers, and S. Batcup, "A new physically based PiN diode compact model for circuit modelling applications," *IEEE Proc. Circ., Devices Syst.*, vol. 149, no. 4, pp. 257–263, Aug. 2002.
- [27] P. Gillet, M. Kallala, J.-L. Massol, and P. Leturcq, "Analogue solution of the ambipolar diffusion equation," *C. R. Acad. Sci. Paris*, pp. 53–59, 1995.
- [28] P. Leturcq, J.-L. Debrie, and M. O. Berraies, "A distributed model of IGBTs for circuit simulation," in *Proc. Eur. Power Electron.*, 1997, pp. 1.494–1.501.
- [29] M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, M. Miura-Mattausch,

- T. Kojima, T. Shoji, and Y. Nishibe, "A consistently potential distribution oriented compact IGBT model," in *Proc. IEEE Power Electron. Spec. Conf.*, 2008, pp. 998–1003.
- [30] D. Navarro, T. Sano, and Y. Furui, "A sequential model parameter extraction technique for physics-based IGBT compact model," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 580–586, Feb. 2013.
- [31] M. Miyake, A. Ohashi, M. Yokomichi, H. Masuoka, T. Kajiwara, N. Sadachika, U. Feldmann, H. J. Mattausch, D. Navarro, U. Feldmann, T. Kojima, T. Ogawa, and T. Ueta, "HiSIM-IGBT: A compact Si-IGBT model for power electronic circuit design," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 571–579, Feb. 2013.
- [32] V. Szekely, "Identification of RC network by deconvolution: Chances and limits," *IEEE Trans. Fundam. Theory Appl.*, vol. 45, no. 3, pp. 244–258, Mar. 1998.
- [33] M. Tanaka and I. Omura, "Structure oriented compact model for advanced trench IGBTs without fitting parameters for extreme condition: Part I," *Microelec. Rel.*, vol. 51, pp. 1933–1937, 2011.
- [34] H. Kon, K. Nakayama, S. Yanagisawa, J. Miwa, and Y. Uetake, "The 4500V-750A planar gate press pack IEGT," in *Proc. Int. Symp. Power Semicond. Device*, 1998, pp. 81–84.



**Petar Igetic** (M'13) received the Dipl.-Eng. and Mag.Sc. degrees from the University of Nis, Nis, Serbia, in 1993 and 1997, respectively, and the Ph.D. degree from Swansea University, Swansea, U.K., in 2000.

He is currently the Head/Director of the Electronic Systems Design Centre at Swansea University, where is also a Reader at the College of Engineering. He has 20 years of experience in research of power electronics and semiconductor devices and technologies. He has worked on industrial projects or has been a Consultant to several major Japanese, European, and American multinationals, such as TOYOTA, HITACHI, SILICONIX, ALSTOM, X-Fab, Diodes-ZETEX, etc. He has published and presented over 100 scientific papers in journals and international conferences.