

Modeling and Elimination of Zero-Sequence Circulating Currents in Parallel Three-Level T-Type Grid-Connected Inverters

Zhangping Shao, *Student Member, IEEE*, Xing Zhang, *Member, IEEE*, Fusheng Wang, *Member, IEEE*, and Renxian Cao

Abstract—Unique pitfalls in parallel three-level T-type inverters (3LT²Is) are potential zero-sequence circulating currents (ZSCCs) which are more complex than parallel two-level inverters and can cause current discrepancy, current waveform distortion, power losses, etc. In this paper, the ZSCC paths in the parallel 3LT²Is are first presented, and an equivalent model of the ZSCCs is developed. It is seen from this model that the ZSCCs consist of conduction, switching, and hybrid components. Based on the aforementioned analysis, an original sharing neutral bus structure is proposed to eliminate the conduction ZSCCs. With regard to the switching ZSCCs composed of high-frequency and low-frequency harmonics, modified LCL filters are proposed to eliminate the former, and zero-sequence control loops are put forward to suppress the latter. Furthermore, the proposed schemes are also proven to be effective to elimination of the hybrid ZSCCs. Experimental results validate the developed models and the proposed ZSCC elimination schemes.

Index Terms—Model, parallel operation, three-level T-type inverter (3LT²I), zero-sequence circulating current (ZSCC).

I. INTRODUCTION

IN recent years, three-level T-type inverter (3LT²I), as shown in Fig. 1, has been discussed for implementing a centralized inverter [1], [2]. Compared to the three-level neutral-point-clamped (NPC) topology [3]–[5], the T-type employs an active bidirectional switch to the dc-bus neutral point and gets along with two diodes less per phase leg. It is an alternative to more complex three-level topologies such as active neutral-point-clamped (ANPC) inverters or split-inductor inverters [6], [7]. The 3LT²I basically combines the positive aspects of the two-level inverter such as low conduction losses, small part count and a simple operation principle with the advantages of the three-level inverter such as low switching losses and superior output voltage quality. However, due to the fundamental limitations of active switches, a centralized 3LT²I will have a limited power




Fig. 1. Schematic of the 3LT²I. A single-phase leg of the 3LT²I resembles the shape of the character “T”, accordingly the topology is named as T-type topology.

rating [8]. One way to achieve a high power level is to use parallel operation. Compared with the centralized inverter, inverters in parallel can offer higher power rating, higher reliability, and lower grid-side current harmonics [9]–[11].

It should be pointed out that unique pitfalls in parallel inverters are potential zero-sequence circulating currents (ZSCCs). When individual inverters connect both ac and dc buses directly, the ZSCCs may find their paths to flow through different inverters [12]. The ZSCCs can cause current discrepancy, current waveform distortion, power losses, etc [13]–[15]. In addition, the high-frequency harmonics of the ZSCCs can introduce problems with electromagnetic interference (EMI) [16].

Current researches of the ZSCCs focus mainly on the paths, equivalent models, and elimination schemes in parallel two-level inverters. In [17] and [18], the paths and equivalent models of the ZSCCs in parallel two-level inverters are proposed, and the generating mechanism and the affecting factors of the ZSCCs are introduced; however, the path analysis and modeling approach are not applicable to parallel 3LT²Is. To eliminate the ZSCCs in parallel inverters, a solution with dc or ac buses isolated is proposed to cut off the ZSCC paths [19], [20]. Nevertheless, inverters need to be isolated and the resulting system becomes bulky and costly. Interphase reactors are used to provide high impedance at high frequencies to prevent the high-frequency ZSCCs [21], [22]. However, additional reactors also increase the size and cost, and have no effect on the low-frequency ZSCCs. A modified LCL filter is proposed to connect the midpoint of the filter capacitances to the dc-bus neutral point to prevent high-frequency common mode voltage [23], [24]. However, applied to a centralized inverter, the impact of this filter on the

Manuscript received November 13, 2013; revised January 24, 2014; accepted February 17, 2014. Date of publication March 4, 2014; date of current version October 7, 2014. This work was supported in part by the National Natural Science Foundation of China under Project 51277051 and in part by the Specialized Research Fund for the Doctoral Program of Higher Education under Project 20130111110026. Recommended for publication by Associate Editor A. M. Trzynadlowski.

Z. Shao, X. Zhang, and F. Wang are with School of Electrical Engineering and Automation, Hefei University of Technology, Hefei 230009, China (e-mail: 403603678@qq.com; honglf@ustc.edu.cn; wangfusheng0919@tom.com).

R. Cao is with Sungrow Power Supply Co Ltd., Hefei 230088, China (e-mail: crx@sungrowpower.com).

Digital Object Identifier 10.1109/TPEL.2014.2309634




Fig. 2. Structure of the proposed parallel system.

high-frequency ZSCCs is not analyzed. Zero-sequence control loops are developed to suppress the low-frequency ZSCCs in parallel two-level inverters [25]; however, so far, application of this approach in parallel 3LT²Is has not been presented in publications.

This paper proposes a parallel system where individual 3LT²Is connect both ac and dc buses directly without additional passive components. The ZSCC paths in the parallel 3LT²Is are first identified, and the characteristics of each path are analyzed in detail. An equivalent model of the ZSCCs is then developed. It is seen from this model that the ZSCCs in the parallel 3LT²Is consist of conduction, switching, and hybrid components, which are more complex than parallel two-level inverters. Based on the aforementioned analysis, an original sharing neutral bus structure is proposed to eliminate the conduction ZSCCs. With regard to the switching ZSCCs composed of high-frequency and low-frequency harmonics, modified LCL filters are proposed to eliminate the former, and zero-sequence control loops are put forward to suppress the latter. Furthermore, the proposed schemes are also proven to be effective to elimination of the hybrid ZSCCs.

The remainder of this paper is organized as follows. In Section II, the ZSCC paths in the parallel 3LT²Is are first presented. Then, an equivalent model of the ZSCCs is developed in Section III. Based on the aforementioned analysis, several schemes for eliminating the ZSCCs are proposed in Section IV. Section V shows some experimental results to validate the developed models and the proposed elimination schemes. Section VI summarizes the conclusions and contributions of this paper.

II. ANALYSIS OF THE ZSCC PATHS

The proposed parallel system is illustrated in Fig. 2. Each inverter is a 3LT²I and n inverters with the same structures connect both ac and dc buses directly without additional passive components. Low pass LCL filters called “conventional LCL filters” in this paper are used to connect the inverter outputs with the grid. In order to simplify explanation, the parameters of the LCL filters are assumed to be identical and their

equivalent series resistors (ESRs) are ignored. Damping resistors in series with the capacitances of the LCL filters, which are not identified as separate circuit elements in Fig. 2, are used to suppress resonance effects.

The ZSCCs will be generated automatically when individual inverters connect both ac and dc buses directly. The ZSCC of the j th inverter, namely, i_{zj} , can be defined as

$$i_{zj} = \frac{1}{3} \sum_{k=a,b,c} i_{kgj} = \sum_{i=1; i \neq j} i_{zji} \quad (1)$$

where i_{kgj} is the phase- k grid-side current of the j th inverter; i_{zji} is the ZSCC between the j th inverter and the i th inverter; $k \in \{a, b, c\}$; $i, j \in \{1, 2, \dots, n\}$.

To facilitate the explanation of how the ZSCCs flow, consider a single-phase system, where single-phase legs of the j th inverter and the i th inverter are paralleled. S_{kj} ($S_{kj} \in \{1, 0, -1\}$) indicates the phase- k switching state of the j th inverter. Since a single-phase leg of the 3LT²I has three switching states, according to the multiplication principle, there are $3^2 = 9$ ZSCC paths between parallel phase legs, as shown in Fig. 3.

Taking the case $S_{kj} = 1$ as an example, S_{ki} ($i \neq j$) varies among 1, 0, and -1 to form the following three ZSCC paths:

$$\text{Path 1: } P - K_j - L - L_g - L - K_i - P$$

$$\text{Path 2: } P - K_j - L - L_g - L - K_i - O_i - P$$

$$\text{Path 3: } P - K_j - L - L_g - L - K_i - N - P$$

where P and N are the positive and negative dc buses, respectively; K_j and O_j are the ac output and dc-bus neutral point of the j th inverter, respectively; L is the inverter-side inductance; L_g is the grid-side inductance.

For Path 1 ($S_{kj} = 1$, $S_{ki} = 1$), as shown in Fig. 3(a), the switching states of the parallel phase legs are identical and no exciting source exists. For Path 2 ($S_{kj} = 1$, $S_{ki} = 0$), as shown in Fig. 3(b), the switching state of the j th inverter differs from that of the i th inverter and the exciting source is V_{Pi} (the positive dc bus voltage of the i th inverter), thus, the ZSCC occurs. Path 3 ($S_{kj} = 1$, $S_{ki} = -1$), as shown in Fig. 3(c), is the same as Path 2, except that the exciting source of Path 3 is V_{dc} (the total dc-bus voltage). It is seen that the difference in switching states is a major reason for generating the ZSCCs in the parallel 3LT²Is, similar to the parallel two-level inverters.

Similarly, when $S_{kj} = 0$ and $S_{ki} = -1$, the ZSCC paths are shown in Figs. 3(d)–(j), and the corresponding exciting sources are listed in Table I.

In Table I, V_{Pj} and V_{Nj} are the positive and negative dc bus voltages of the j th inverter, respectively; ΔV_j is the neutral point potential of the j th inverter, which is equal to $V_{Pj} - V_{Nj}$.

According to Fig. 3 and Table I, one can see that like Path 1, Path 9 where no exciting source exists also makes no contribution to the ZSCC. Meanwhile, for Paths 4 and 6–8 which are the same as Paths 2 and 3, the ZSCC is generated by the difference in switching states of the parallel inverters.

It is interesting to observe that Path 5 is a unique ZSCC path in the parallel 3LT²Is, for it has two branch circuits, namely, Path 5P and Path 5N, as shown in Figs. 3(e) and (f), respectively. Besides, Path 5 is formed with the exciting source ($\Delta V_j -$




Fig. 3. ZSCC paths. (a) Path 1. (b) Path 2. (c) Path 3. (d) Path 4. (e) Path 5P. (f) Path 5N. (g) Path 6. (h) Path 7. (i) Path 8. (j) Path 9.

TABLE I
PATHS AND EXCITING SOURCES OF THE ZSCCs

Paths	S_{kj}	S_{ki}	Exciting Sources
1	1	1	0
2	1	0	V_{Pi}
3	1	-1	V_{dc}
4	0	1	V_{Pj}
5P	0	0	$(\Delta V_j - \Delta V_i)/2$
5N	0	0	$(\Delta V_j - \Delta V_i)/2$
6	0	-1	V_{Nj}
7	-1	1	V_{dc}
8	-1	0	V_{Ni}
9	-1	-1	0

$\Delta V_i)/2$ when S_{kj} and S_{ki} are equal to 0 at the same time, it means that the ZSCC in Path 5 is not relevant to the difference in switching states of the parallel 3LT²Is.

In addition, it is seen from Fig. 3 that both the inverter-side inductance L and the grid-side inductance L_g are contained in the ZSCC paths, which influence the magnitude of the ZSCCs. Although the capacitance C_f is also a part of the LCL filter, unlike L or L_g , the ZSCCs do not flow through it.

III. MODELING OF THE ZSCCs

A. Derivation of the ZSCC Model

In the proposed system illustrated in Fig. 2, all the active switches are assumed to be ideal. Then, from Kirchhoff's voltage law (KVL), we can obtain the following equations corresponding to three-phases of the j th inverter:

$$\begin{cases} V_{Nj} + u_{aj} - L \frac{di_{aj}}{dt} - L_g \frac{di_{agj}}{dt} = e_a + u_{ON} \\ V_{Nj} + u_{bj} - L \frac{di_{bj}}{dt} - L_g \frac{di_{bgj}}{dt} = e_b + u_{ON} \\ V_{Nj} + u_{cj} - L \frac{di_{cj}}{dt} - L_g \frac{di_{cgj}}{dt} = e_c + u_{ON} \end{cases} \quad (2)$$

where u_{kj} is the phase- k output voltage of the j th inverter between the phase- k ac output K_j and dc-bus neutral point O_j ; i_{kj} and i_{kgj} are the phase- k inverter-side and grid-side currents of the j th inverter, respectively; $k \in \{a, b, c\}$; u_{ON} is the voltage between the neutral point of the grid O and the negative dc bus N .

Since no ZSCC flows through the capacitances of the filter, that is, $i_{afj} + i_{bfj} + i_{cfj} = 0$, the ZSCC of the j th inverter i_{zj} can be expressed as

$$i_{zj} = \frac{1}{3} \sum_{k=a,b,c} i_{kgj} = \frac{1}{3} \sum_{k=a,b,c} i_{kj}. \quad (3)$$

For a balance three-phase system, $e_a + e_b + e_c = 0$. Summing up the equations in (2), and using (3), we can obtain the




Fig. 4. Equivalent model of the ZSCCs. (a) Equivalent model. (b) Simplified model after application of Thévenin's theorem.

following equation:

$$V_{Nj} + \frac{1}{3} \sum_{k=a,b,c} u_{kj} - (L + L_g) \frac{di_{zj}}{dt} = u_{ON}. \quad (4)$$

Equation (4) describes the dynamics of the ZSCC of the j th inverter with the conventional LCL filter. As $j \in \{1, 2, \dots, n\}$, according to (4), an equivalent model of the ZSCCs is developed, and depicted in Fig. 4(a). According to Thévenin's theorem, all two-terminal networks can be treated as a voltage source in series with output impedance. Therefore, the equivalent model of Fig. 4(a) can be simplified by an application of Thévenin's theorem. The network except the j th inverter is replaced in Fig. 4(b) by a voltage source u_{eq} in series with an inductance $(L + L_g)/(n-1)$.

Therefore, from Fig. 4(b), the ZSCC of the j th inverter can be expressed in complex frequency domain as follows:

$$\begin{aligned} i_{zj}(s) &= \frac{V_{Nj}(s) + \frac{1}{3} \sum_{k=a,b,c} u_{kj}(s) - u_{eq}(s)}{(L + L_g)s + (L + L_g)s/(n-1)} \\ &= H(s) \cdot u_{zj}(s) \end{aligned} \quad (5)$$

where u_{zj} is the exciting source of i_{zj} ; $H(s)$ is the transfer function from u_{zj} to i_{zj} . $u_{zj}(s)$ and $H(s)$ are expressed as

$$\begin{cases} u_{zj}(s) = \sum_{i=1; i \neq j}^n (V_{Nj}(s) - V_{Ni}(s)) \\ \quad + \frac{1}{3} \sum_{i=1; i \neq j}^n \sum_{k=a,b,c} (u_{kj}(s) - u_{ki}(s)) \\ H(s) = \frac{1}{n(L + L_g)s} \end{cases} \quad (6)$$

From the resulting ZSCC model of (5) and (6), one can see that the transfer function $H(s)$ is of the first order, and both L and L_g influence the magnitude of the ZSCC. Nevertheless, as a part of the LCL filter, C_f is not contained in $H(s)$ of (6), indicating that C_f has no effect on the ZSCC. This conclusion is consistent with the aforementioned analysis in Section II.

B. Classification of the ZSCCs

Based on the path analysis in Section II, one can get that the ZSCCs in the parallel 3LT²Is are more complex than parallel two-level inverters. In order to obtain the components of the ZSCCs in the parallel 3LT²Is, three-phase output voltages of the j th inverter, u_{aj} , u_{bj} , and u_{cj} , are given as functions of their switching states as follows:

$$\begin{cases} u_{aj} = \frac{V_{dc}}{2} \cdot S_{aj} + \frac{\Delta V_j}{2} \cdot S_{a_j^2} \\ u_{bj} = \frac{V_{dc}}{2} \cdot S_{bj} + \frac{\Delta V_j}{2} \cdot S_{b_j^2} \\ u_{cj} = \frac{V_{dc}}{2} \cdot S_{cj} + \frac{\Delta V_j}{2} \cdot S_{c_j^2} \end{cases} \quad (7)$$

Summing up the equations of (7), one can obtain the following equation:

$$\sum_{k=a,b,c} u_{kj} = \frac{V_{dc}}{2} \sum_{k=a,b,c} S_{kj} + \frac{\Delta V_j}{2} \sum_{k=a,b,c} S_{Kj}^2. \quad (8)$$

Meanwhile, for the j th 3LT²I, we have $V_{Pj} + V_{Nj} = V_{dc}$ and $V_{Pj} - V_{Nj} = \Delta V_j$. Thus, V_{Nj} can be expressed as

$$V_{Nj} = \frac{1}{2} (V_{dc} - \Delta V_j). \quad (9)$$

As $j \in \{1, 2, \dots, n\}$, according to (6), (8), and (9), we can get the expression of the exciting source u_{zj} as follows:

$$\begin{aligned} u_{zj} &= -\frac{1}{2} \sum_{i=1; i \neq j}^n (\Delta V_j - \Delta V_i) \\ &\quad + \frac{V_{dc}}{6} \sum_{i=1; i \neq j}^n \sum_{k=a,b,c} (S_{kj} - S_{ki}) \\ &\quad + \frac{1}{6} \sum_{i=1; i \neq j}^n \sum_{k=a,b,c} (\Delta V_j S_{kj}^2 - \Delta V_i S_{ki}^2). \end{aligned} \quad (10)$$

Equation (10) shows that the exciting source u_{zj} contains three components, as follows:

1) The conduction source, namely, u_{zcj} , is expressed as (11). It is observed that u_{zcj} is not relevant to the switching states but dependent on the difference of the neutral point potentials.

The neutral point potential is dependent on the modulation index and power factor. If parallel inverters in the grid-connected mode have the same modulation indexes and power factors, their neutral point potentials are almost identical. It means that u_{zcj} is close to zero, and the corresponding conduction ZSCC, namely, i_{zcj} , can be hardly generated. However, if a portion of inverters are switched to the grid-connected mode from the standby mode, their modulation indexes and power factors will change drastically, which will cause the conduction ZSCC at the switching instant

$$u_{zcj} = -\frac{1}{2} \sum_{i=1; i \neq j}^n (\Delta V_j - \Delta V_i). \quad (11)$$

2) The switching source, namely, u_{zs_j} , is expressed as (12). It is observed that u_{zs_j} is generated by the difference in switching states of the parallel inverters. The corresponding switching ZSCC is represented by i_{zs_j} . The switching ZSCC can be separated into high-frequency and low-frequency harmonics

$$u_{zs_j} = \frac{V_{dc}}{6} \sum_{i=1; i \neq j}^n \sum_{k=a,b,c} (S_{kj} - S_{ki}). \quad (12)$$

3) The hybrid source, namely, u_{zh_j} , is expressed as (13). It is observed that u_{zh_j} is influenced by both the switching states and neutral point potentials of the parallel inverters. If the neutral points are all clamped at half of the total dc bus voltage, that is, $\Delta V_1 = \Delta V_2 = \dots = \Delta V_n = 0$, no hybrid ZSCC will be generated. Actually when switching strategies are applied, the neutral point potentials deviate from the center potential of the dc bus voltage. Thus, the hybrid ZSCC, i_{zh_j} , comes into existence. The hybrid ZSCC can also be separated into high-frequency and low-frequency harmonics

$$u_{zh_j} = \frac{1}{6} \sum_{i=1; i \neq j}^n \sum_{k=a,b,c} (\Delta V_j S_{kj}^2 - \Delta V_i S_{ki}^2). \quad (13)$$

From (11)–(13), we can see that consisting of conduction, switching, and hybrid components, the ZSCCs in the parallel 3LT²Is are more complex than parallel two-level inverters.

IV. ELIMINATION OF THE ZSCCS

A. Elimination of the Conduction ZSCCs

The conduction ZSCCs are particular circulating currents in the parallel 3LT²Is, which have two remarkable characteristics. On one hand, the conduction ZSCCs have no correlation with the switching states of the parallel inverters. On the other hand, the conduction sources relate to the difference of the neutral point potentials. From Fig. 3 and Table I, one can see that only Paths 5P in Fig. 3(e) and 5N in Fig. 3(f) meet the aforementioned characteristics. Thus, the conduction ZSCCs only flow through paths 5P and 5N.

If a portion of inverters are switched to the grid-connected mode from the standby mode, the conduction ZSCCs will occur, which will result in the grid-side current spikes, and may damage the active switches and reduce the reliability of the system.




Fig. 5. Proposed sharing neutral bus structure. The dc-bus neutral points of all inverters, from O_1 to O_n , are connected directly.




Fig. 6. Benefits of the proposed parallel structure. (a) Path 5 with the proposed structure. (b) The conduction source with the proposed structure.

In order to eliminate the conduction ZSCCs, an original sharing neutral bus structure as shown in Fig. 5, is proposed, wherein, the dc-bus neutral points of all inverters, from O_1 to O_n , are connected directly. The main benefits of the proposed structure are as follows:

- 1) Path 5 is changed. The conduction ZSCC between the j th inverter and the i th inverter, namely, i_{zcji} , flows not through the positive or negative dc buses, but through the neutral buses in the new Path 5 in Fig. 6(a).
- 2) As all the dc-bus neutral points are connected directly, V_{Nj} is clamped to V_{Ni} , as shown in Fig. 6(b). Then, ΔV_j is identical to ΔV_i and no conduction source exists in the path of i_{zcji} .

Therefore, i_{zcji} is removed by sharing the neutral buses. As the conduction ZSCC i_{zcj} is the sum of $i_{zcj1}, \dots, i_{zcji}$ ($i \neq j$), \dots , and i_{zcjn} , based on the analysis aforementioned, i_{zcj} becomes zero. As a result, the elimination of the conduction ZSCCs can be achieved by applying the proposed parallel structure.

B. Elimination of the High-Frequency Switching ZSCCs

As is known, through interleaving the switching cycles of parallel inverters by an appropriate angle (it is usually π for




Fig. 7. Proposed system with modified LCL filters. The midpoints of the filter capacitances are connected to the dc-bus neutral points directly.




Fig. 8. Equivalent model of the ZSCCs with the modified LCL filters. (a) Equivalent model. (b) Simplified model after application of Thévenin's theorem.




Fig. 9. Bode diagram of both $H_f(s)$ and $H(s)$.

TABLE II
PARAMETERS OF THE SIMULATION MODEL

Parameters	Values	Parameters	Values
L	1mH	L_g	0.5mH
C_f	30 μ F	R_d	1 Ω
f_s	10kHz	ω	100 π
V_{dc}	600V	n	1
		$e_a=311\cos\omega t$ V	
Grid Voltage		$e_b=311\cos(\omega t-2\pi/3)$ V	
		$e_c=311\cos(\omega t+2\pi/3)$ V	

two parallel inverters), some harmonics of the inverter outputs can be reduced significantly [26]. However, interleaving generally worsens the circulating current problem by introducing additional high-frequency switching ZSCCs. Because of the finite bandwidth as well as the limited switching speed of active switches, the high-frequency switching ZSCCs cannot be eliminated by existing control schemes [25]. Interphase reactors are used to provide high impedance at high frequencies to prevent high-frequency ZSCCs [21], [22]. But additional reactors increase the size and cost of the system.

In order to eliminate the high-frequency switching ZSCCs, modified LCL filters without additional reactors are proposed in this paper, as shown in Fig. 7, where the midpoints of the filter capacitances are connected to the dc-bus neutral points. Thus, for the j th inverter, a common mode current, namely, i_{oj} , is generated and flows through the following path.

$$\text{Path for } i_{oj}: O_j - K_j - L - C_f - R_d - O_j.$$

Note that i_{oj} flows through the same inverter and cannot be considered as the ZSCC. Then, from KVL, the equations corresponding to the three-phase common mode circuits of the




Fig. 10. Simulated results of the grid-side current spectra around the switching frequency. (a) The spectra with the conventional LCL filter. (b) The spectra with the modified LCL filter.

j th inverter are derived as (14)

$$\begin{cases} u_{aj} - L \frac{di_{aj}}{dt} - \frac{\int i_{afj} dt}{C_f} - R_d i_{afj} = 0 \\ u_{bj} - L \frac{di_{bj}}{dt} - \frac{\int i_{bfj} dt}{C_f} - R_d i_{bfj} = 0 \\ u_{cj} - L \frac{di_{cj}}{dt} - \frac{\int i_{cfj} dt}{C_f} - R_d i_{cfj} = 0 \end{cases} \quad (14)$$

Because of the modified LCL filter, $i_{afj} + i_{bfj} + i_{cfj} = 3i_{oj}$, the ZSCC of the j th inverter is redefined as

$$i_{zj} = \frac{1}{3} \sum_{k=a,b,c} i_{kgj} = \frac{1}{3} \sum_{k=a,b,c} i_{kj} - i_{oj}. \quad (15)$$

Summing up the equations in (14), and using (15), we can obtain the following equation

$$\frac{1}{3} \sum_{k=a,b,c} u_{kj} - L \frac{d(i_{oj} + i_{zj})}{dt} - \frac{\int i_{oj} dt}{C_f} - R_d i_{oj} = 0. \quad (16)$$

Meanwhile, because i_{zj} is redefined, (3) is not applicable to the j th inverter with the modified LCL filter. Summing up the equations in (2), and using the redefined expression of (15), we can obtain the following equation

$$V_{Nj} + \frac{1}{3} \sum_{k=a,b,c} u_{kj} - L \frac{d(i_{zj} + i_{oj})}{dt} - L_g \frac{di_{zj}}{dt} = u_{ON}. \quad (17)$$

Equations (16) and (17) describe the dynamics of the ZSCC of the j th inverter with the modified LCL filter. As $j \in \{1, 2, \dots, n\}$, an equivalent model of the ZSCCs with the modified




Fig. 11. Zero-sequence control loops for low-frequency switching ZSCCs.

LCL filters is developed, and depicted in Fig. 8(a). According to Thévenin's theorem, the equivalent model of Fig. 8(a) can be represented by the simplified model in Fig. 8(b), where $G(s)$ is the coefficient of the equivalent voltage source and Z is the equivalent impedance, as shown in (18)

$$\begin{cases} G(s) = \frac{R_d C_f s + 1}{L C_f s^2 + R_d C_f s + 1} \\ Z(s) = \frac{L L_g C_f s^3 + (L + L_g) R_d C_f s^2 + (L + L_g) s}{L C_f s^2 + R_d C_f s + 1} \end{cases} \quad (18)$$




Fig. 12. Photograph of the experimental prototype.





Fig. 13. Experimental waveforms without sharing neutral buses (the second inverter is switched to the grid-connected mode at the fortieth millisecond). (a) The conduction ZSCCs. (b) The grid-side currents.





Fig. 14. Experimental waveforms with sharing neutral buses (the second inverter is switched to the grid-connected mode at the fortieth millisecond). (a) The conduction ZSCCs. (b) The grid-side currents.

Therefore, from Fig. 8(b), we can get the ZSCC expression of the j th inverter with the modified LCL filter in complex frequency domain as follows:

$$\begin{aligned}
 i_{zj}(s) &= \frac{G(s) \left(\sum_{k=a,b,c} u_{kj}(s) - \frac{\sum_{i=1;i \neq j}^n \sum_{k=a,b,c} u_{ki}(s)}{n-1} \right)}{3(Z(s) + Z(s)/(n-1))} \\
 &= H_f(s) \cdot u_{zj}(s)
 \end{aligned} \quad (19)$$

where $H_f(s)$ is the transfer function from u_{zj} to i_{zj} with the modified LCL filter, as shown in (20)

$$H_f(s) = \frac{R_d C_f s + 1}{n(LL_g C_f s^3 + (L + L_g) R_d C_f s^2 + (L + L_g) s)} \quad (20)$$

Comparing (20) with (6), we can see that $H_f(s)$ differs from $H(s)$ in that the former is of the third order, whereas the latter is




Fig. 15. Experimental waveforms with the conventional LCL filters (the first inverter is at full-load whereas the second inverter is at half-load with an interleaving angle of π). (a) The switching ZSCCs. (b) The grid-side currents.

of the first order. Fig. 9 shows the Bode diagram of both $H_f(s)$ and $H(s)$ while the corresponding parameters designed based on the criteria given in [27] are listed in Table II. Note that n is assumed to be equal to 1, as its value has no effect on the plot slopes. It can be seen from Fig. 9 that, within the low-frequency range, the modified LCL filter has almost the same frequency-response characteristic as the conventional LCL filter. However, within the high-frequency range, the modified LCL filter has better attenuating effect on the high-frequency harmonics of the ZSCC.

Further proof comes from the simulated results of the grid-side current spectra shown in Fig. 10 on the condition that two 3LT²Is with the parameters listed in Table II are in parallel and the neutral points are all clamped at half of the dc-bus voltage. Thus, $\Delta V_1 = \Delta V_2 = \dots = \Delta V_n = 0$, and no hybrid ZSCC will be generated. It can be observed that the elimination of the high-frequency switching ZSCCs can be achieved by applying the modified LCL filters.




Fig. 16. Experimental waveforms with the modified LCL filters (the first inverter is at full-load whereas the second inverter is at half-load with an interleaving angle of π). (a) The switching ZSCCs. (b) The grid-side currents.

In addition, the resonance of $H_f(s)$ is attenuated by the damping resistor at the cost of a decay of the high-frequency attenuating effect from -60 to -42 dB/dec.

C. Elimination of the Low-Frequency Switching ZSCCs

Since the high-frequency harmonics are eliminated by the modified LCL filters, the low-frequency harmonics turn to be the main elements of the switching ZSCCs. Zero-sequence control loops are developed to suppress the low-frequency ZSCCs in the parallel two-level inverters [25]; however, so far, application of this approach in the parallel 3LT²Is has not been mentioned to our knowledge in published reports.

u_{kj}^* is defined as the phase- k sinusoidal modulation function of the j th inverter; u_{zj}^* is defined as the zero-sequence modulation function of the j th inverter. Ignoring the high-frequency harmonics of the switching source shown in (12), and using u_{kj}^*




Fig. 17. Experimental waveforms without the zero-sequence control loops (the first inverter is at full-load and the second inverter is at half-load). (a) The switching ZSCCs. (b) The grid-side currents.

and u_{zj}^* , we can obtain the following equation:

$$u_{zsj} = \frac{V_{dc}}{2} \sum_{i=1; i \neq j}^n (u_{zj}^* - u_{zi}^*). \quad (21)$$

According to the unified voltage modulation technique, the zero-sequence modulation function of the j th inverter u_{zj}^* can be regulated by a distribution factor as follows [28], [29]

$$u_{zj}^* = 2f_{zj} - 1 - f_{zj}u_{j\max}^* + (f_{zj} - 1)u_{j\min}^* \quad (22)$$

where f_{zj} is the distribution factor of u_{zj}^* ; $0 \leq f_{zj} \leq 1$; $u_{j\max}^*$ and $u_{j\min}^*$ represent the maximum and minimum values among u_{aj}^* , u_{bj}^* , and u_{cj}^* .

By letting $u_{1\max}^* = u_{2\max}^* = \dots = u_{n\max}^*$ and $u_{1\min}^* = u_{2\min}^* = \dots = u_{n\min}^*$, we can obtain from (21) and (22) the following result:

$$u_{zsj} = \frac{V_{dc}}{2} (2 - u_{j\max}^* + u_{j\min}^*) \sum_{i=1; i \neq j}^n (f_{zj} - f_{zi}). \quad (23)$$

It is seen from (23) that the low-frequency switching ZSCC is relevant to the variable $f_{zj} - f_{zi}$ (difference of the distribution factors). As is known, the distribution factor can vary without affecting the control objectives, such as the inverter-side currents and the dc bus voltage. This indicates that the low-frequency switching ZSCCs can be controlled by regulating the distribution factors. It should be pointed out that the neutral point potential of the 3LT²I varies from the center potential of the dc bus voltage. Several strategies have been presented to control the neutral point potential also through regulating the distribution factor [28]–[30]. f_{npj} is defined as the distribution factor of the neutral point potential control for the j th inverter. Thus, f_{npj} affects the limit of f_{zj} , and the sum of f_{npj} and f_{zj} cannot exceed 1. As a result, the distribution factor in (22) should be limited within the range of

$$0 \leq f_{zj} \leq 1 - f_{npj}. \quad (24)$$

Accordingly, zero-sequence control loops based on the distribution factors are shown in Fig. 11. For the j th inverter with conventional LCL filter, three inverter-side current sensors are enough because the sum of three inverter-side currents always represents the ZSCC. For the proposed modified LCL filter, a grid-side ZSCC sensor is needed. Simple PI controller is adopted in the proposed control loop, and the output of the controller is limited within the range of (24) and finally used in (22) to obtain the zero-sequence modulation function. The control bandwidth of the zero-sequence control loop can be designed to be high and a strong loop suppressing the ZSCC can be achieved. Note that each zero-sequence control loop is implemented within individual inverter, and does not need any additional interconnected circuitry, it allows modular design.

D. Elimination of the Hybrid ZSCCs

The hybrid ZSCCs are also unique circulating currents in the parallel 3LT²Is, which are influenced by both the switching states and neutral point potentials of the parallel inverters. The hybrid ZSCCs can also be separated into low-frequency and high-frequency harmonics.

Equation (19) describes the ZSCC expression of the j th inverter with the modified LCL filter in complex frequency domain. According to the superposition theorem, we have $i_{zsj}(s) = H_f(s)u_{zsj}(s)$ and $i_{zhj}(s) = H_f(s)u_{zhj}(s)$, it means that the hybrid ZSCC has the same transfer function as the switching ZSCC. As the result, based on the conclusion in Section II-B, the elimination of the high-frequency hybrid ZSCC can also be achieved by applying the modified LCL filter.

As all the neutral points are connected directly and $\Delta V_1 = \Delta V_2 = \dots = \Delta V_n$, ignoring the high-frequency harmonics of the hybrid source, then, the hybrid source u_{zhj} is transformed, as shown in (25). It is seen that u_{zhj} is proportional to the switching source u_{zsj} . If the zero-sequence control loops are implemented, the low-frequency switching ZSCCs will be controlled to zero, according to (25), the low-frequency hybrid ZSCCs will be

eliminated automatically

$$u_{zhj} = \frac{\Delta V_j}{V_{dc}} \sum_{i=1; i \neq j}^n \sum_{k=a,b,c} (u_{kj}^* + u_{ki}^*) \cdot u_{zsj}. \quad (25)$$

V. EXPERIMENTAL RESULTS

In order to validate the developed models and the proposed elimination schemes, experiments have been carried out on a prototype system, as shown in Fig. 12. The prototype is composed of two-parallel 3LT²Is and the power rating of each inverter is 10 kW. The dc source is supplied by a photovoltaic simulator (Chroma 62150H-1000S) in the experiments. The control circuit is implemented on a DSP chip TMS320F28335. The parameters of the prototype are also shown in Table II.

A. Experiments for Elimination of the Conduction ZSCCs

Synchronized control is adopted to ensure the switching states of the parallel inverters are identical, thus, according to (12) and (13), no switching ZSCCs or hybrid ZSCCs exist in the experiments of Section V-A.

Fig. 13 shows the conduction ZSCCs and the grid-side currents without sharing neutral buses when the second inverter is switched to the grid from the standby mode at the fortieth millisecond. The conduction ZSCCs in Fig. 13(a) reach around 13 A at the switching instant, which cause the grid-side currents spikes, as shown in Fig. 13(b).

Fig. 14 shows experimental waveforms with sharing neutral buses with the same condition of Fig. 13. The conduction ZSCCs shown in Fig. 14(a) are reduced to less than 5 A at the switching instant and the grid-side currents spikes in Fig. 14(b) are no longer significant.

It is proven that the conduction ZSCCs are eliminated effectively by sharing neutral buses.

B. Experiments for Elimination of the High-Frequency Switching ZSCCs

The neutral buses are shared and the neutral points are both clamped at half of the total dc-bus voltage, so no conduction ZSCCs or hybrid ZSCCs are generated in the parallel inverters. Furthermore, the synchronized control is no longer adopted in the following experiments.

Fig. 15 shows the switching ZSCCs and the grid-side currents with the conventional LCL filters, when the first inverter is at full-load and the second inverter is at half-load with an interleaving angle of π . It is seen that an abundance of high-frequency harmonics exist in the switching ZSCCs in Fig. 15(a) and the grid-side currents in Fig. 15(b), which cause serious problems with EMI.

Fig. 16 shows experimental waveforms with the modified LCL filters with the same condition of Fig. 15. The high-frequency harmonics existing in the switching ZSCCs and the grid-side currents are almost gone, as shown in Figs. 16(a) and (b), respectively.

It is proven that the high-frequency switching ZSCCs are eliminated effectively by the modified LCL filters.





Fig. 18. Experimental waveforms with the zero-sequence control loops (the first inverter is at full-load and the second inverter is at half-load). (a) The switching ZSCCs. (b) The grid-side currents.

C. Experiments for Elimination of the Low-Frequency Switching ZSCCs

The experimental environment in Section V-C is the same as Section V-B. Meanwhile, the modified LCL filters are applied in the following experiments.

Fig. 17 shows the switching ZSCCs and the grid-side currents without the zero-sequence control loops. It can be seen from Fig. 17(a) that the low-frequency harmonics become the main elements of the switching ZSCCs, as the high-frequency harmonics are eliminated by the modified LCL filters. The low-frequency switching ZSCCs distort the grid-side currents waveforms, as shown in Fig. 17(b).

Fig. 18 shows the switching ZSCCs and the grid-side currents with the zero-sequence control loops in the same condition of Fig. 17. It can be seen that the low-frequency switching ZSCCs are almost gone and the grid-side currents performance is improved greatly.





Fig. 19. Experimental waveforms of the hybrid ZSCC and the grid-side currents without the zero-sequence control loops when $\Delta V_1 = 20$ V. (a) The hybrid ZSCC represented by the difference between i_{z1} ($\Delta V_1 = 20$ V) and i_{zs1} ($\Delta V_1 = 0$ V). (b) The grid-side currents.

It is proven that the low-frequency switching ZSCCs are eliminated effectively by the zero-sequence control loops.

D. Experiments for Elimination of the Hybrid ZSCCs

In the experiments of Section V-D, the positive dc bus voltages are 20 V higher than the negative dc bus voltages, which means ΔV_1 and ΔV_2 are both clamped at 20 V. The other experimental environment is the same as Section V-C.

Fig. 19(a) shows the hybrid ZSCC of the first inverter, which is represented by the difference between i_{z1} ($\Delta V_1 = 20$ V) and i_{zs1} ($\Delta V_1 = 0$ V). It is observed that the high-frequency hybrid ZSCC is almost reduced by the modified LCL filter, and the low-frequency hybrid ZSCC is much smaller than the low-frequency switching ZSCC. The grid-side currents in Fig. 19(b) are distorted by the switching ZSCCs and the hybrid ZSCCs.

Fig. 20(a) shows the hybrid ZSCC of the first inverter with the zero-sequence control loop. It is observed that the





Fig. 20. Experimental waveforms of the hybrid ZSCC and the grid-side currents with the zero-sequence control loops when $\Delta V_1 = 20$ V. (a) The hybrid ZSCC represented by the difference between i_{z1} ($\Delta V_1 = 20$ V) and i_{zs1} ($\Delta V_1 = 0$ V). (b) The grid-side currents.

low-frequency hybrid ZSCC is almost gone and the grid-side currents in Fig. 20(b) are improved greatly.

It is proven that the schemes aforementioned are also effective to the elimination of the hybrid ZSCCs.

VI. CONCLUSION

This paper has presented the paths and the equivalent model of the ZSCCs in the parallel 3LT²Is. Then, the ZSCCs have been classified into conduction, switching, and hybrid components. In order to eliminate the conduction ZSCCs, an original sharing neutral bus structure was proposed. Meanwhile, to eliminate the high-frequency and low-frequency harmonics of both the switching and hybrid ZSCCs, the modified LCL filters and the zero-sequence control loops were applied, respectively. In order to validate the proposed elimination schemes, a prototype composed of two parallel 3LT²Is was constructed and tested. The experimental results verified the validity of the proposed


models and schemes. The research results of this paper make it possible to manufacture the inverters with higher efficiency and power rating.

Analysis of ZSCC paths of parallel n -level ($n > 3$) inverters becomes complex and difficult, because the paths are proportional to the square of the inverter levels. However, the ZSCCs of parallel n -level inverters are also influenced by switching states or neutral point potentials, and can be divided into conduction, switching, and hybrid components as well. The proposed schemes are also effective.

This paper takes 3LT²I as an example; actually NPC topology and ANPC topology are also applied in the parallel system. They are similar in commutation processes and the switching states, and the proposed ZSCC elimination schemes are general. However, there is no dc-bus neutral point in flying capacitor topology, so the proposed schemes are no longer applicable. How to eliminate ZSCCs in parallel flying capacitor multilevel inverters will be future work for this project.

REFERENCES

- [1] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level T-type converter for low-voltage applications," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 899–907, Feb. 2013.
- [2] Y. Park, S. Sul, C. Lim, W. Kim, and S. Lee, "Asymmetric control of dc-link voltages for separate MPPTs in three-level inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2760–2769, Jun. 2013.
- [3] Z. Zhao, Y. Zhong, H. Gao, L. Yuan, and T. Lu, "Hybrid selective harmonic elimination PWM for common-mode voltage reduction in three-level neutral-point-clamped inverters for variable speed induction drives," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1152–1158, Mar. 2012.
- [4] U. M. Choi, H. G. Jeong, K. B. Lee, and F. Blaabjerg, "Method for detecting an open-switch fault in a grid-connected NPC inverter system," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2726–2739, Jun. 2012.
- [5] O. S. Senturk, L. Helle, S. Munk-Nielsen, P. Rodriguez, and R. Teodorescu, "Power capability investigation based on electrothermal models of press-pack IGBT three-level NPC and ANPC VSCs for multimegawatt wind turbines," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3195–3206, Jul. 2012.
- [6] J. Li, A. Q. Huang, Z. Liang, and S. Bhattacharya, "Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 519–533, Feb. 2012.
- [7] H. Xiao and S. Xie, "Transformerless split-inductor neutral-point-clamped three-level PV grid-connected inverter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1799–1808, Apr. 2012.
- [8] R. C. N. Pilawa-Podgurski and D. J. Perreault, "Submodule integrated distributed maximum power point tracking for solar photovoltaic applications," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2957–2967, Jun. 2013.
- [9] M. Borrega, L. Marroyo, R. Gonzalez, J. Balda, and J. L. Agorreta, "Modeling and control of a master-slave PV inverter with n -paralleled inverters and three-phase three-limb inductors," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2842–2855, Jun. 2013.
- [10] K. Sun, L. Zhang, Y. Xing, and J. M. Guerrero, "A distributed control strategy based on dc bus signaling for modular photovoltaic generation systems with battery energy storage," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 3032–3045, Oct. 2011.
- [11] B. Liu, S. Duan, and T. Cai, "Photovoltaic dc-building-module-based BIPV system—concept and design considerations," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1418–1429, May 2011.
- [12] C. Hou, "A multicarrier PWM for parallel three-phase active front-end converters," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2753–2759, Jun. 2013.
- [13] R. Li and D. Xu, "Parallel operation of full power converters in permanent-magnet direct-drive wind power generation system," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1619–1629, Apr. 2013.
- [14] T. P. Chen, "Zero-sequence circulating current reduction method for parallel HEPWM inverters between ac bus and dc bus," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 290–300, Jan. 2012.
- [15] Y. Zhang, M. Yu, F. Liu, and Y. Kang, "Instantaneous current-sharing control strategy for parallel operation of ups modules using virtual impedance," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 432–440, Jan. 2013.
- [16] T. Qi and J. Sun, "Circulating currents and CM EMI reduction for interleaved three-phase VSC," in *Proc. IEEE Appl. Power Electron. Conf.*, 2012, pp. 2448–2454.
- [17] T. Chen, "Zero-sequence circulating current reduction method for parallel HEPWM inverters between ac bus and dc bus," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 290–300, Jan. 2012.
- [18] Z. Xu, R. Li, H. Zhu, D. Xu, and C. Zhang, "Control of parallel multiple converters for direct-drive permanent-magnet wind power generation systems," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1259–1270, Mar. 2012.
- [19] C. Zhang, S. Du, and Q. Chen, "A novel scheme suitable for high-voltage and large-capacity photovoltaic power stations," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3775–3783, Sep. 2013.
- [20] D. Hamza, Q. Mei, and P. K. Jain, "Application and stability analysis of a novel digital active EMI filter used in a grid-tied PV microinverter module," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2867–2874, Jun. 2013.
- [21] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, "Total flux minimization control for integrated inter-phase inductors in paralleled, interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1679–1688, Apr. 2012.
- [22] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, "Common-mode circulating current control of paralleled interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3925–3935, Dec. 2011.
- [23] M. Hartmann, H. Ertl, and J. W. Kolar, "EMI filter design for a 1 MHz, 10 kW three-phase/level PWM rectifier," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1192–1204, Apr. 2011.
- [24] D. Dong, D. Boroyevich, and P. Mattavelli, "Low-frequency leakage current reduction using active control of single-phase PWM rectifier," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2011, pp. 3778–3785.
- [25] Z. Ye, D. Boroyevich, J. Y. Choi, and F. C. Lee, "Control of circulating current in two parallel three-phase boost rectifiers," *IEEE Trans. Power Electron.*, vol. 17, no. 5, pp. 609–615, Sep. 2002.
- [26] H. Choi and L. Balogh, "A cross-coupled master-slave interleaving method for boundary conduction mode (BCM) PFC converters," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4202–4211, Oct. 2012.
- [27] Y. Tang, P. Loh, P. Wang, F. Choo, and F. Gao, "Exploring inherent damping characteristic of LCL filters for three-phase grid-connected voltage source inverters," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1433–1443, Mar. 2012.
- [28] J. Pou, J. Zaragoza, S. Ceballos, M. Saeedifard, and D. Boroyevich, "A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 642–651, Feb. 2012.
- [29] W. Song, X. Feng, and K. M. Smedley, "A carrier-based PWM strategy with the offset voltage injection for single-phase three-level neutral-point-clamped converters," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1083–1095, Mar. 2013.
- [30] G. I. Orfanoudakis, M. A. Youratich, and S. M. Sharkh, "Hybrid modulation strategies for eliminating low-frequency neutral-point voltage oscillations in the neutral-point-clamped converter," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3653–3658, Aug. 2013.



Zhangping Shao (S'13) was born in Anhui, China, in 1986. He received the B.S. and M.S. degrees in electric engineering and automation from Hefei University of Technology, Hefei, China, in 2008 and 2011, respectively. He is currently working toward the Ph.D. degree in electric engineering and automation in Hefei University of Technology.

His current research interests include control of multilevel converters, parallel converter systems, and photovoltaic generation technologies.



Xing Zhang (M'13) was born in Shanghai, China, in 1963. He received the B.S., M.S., and Ph.D. degrees in electric engineering and automation from Hefei University of Technology, Hefei, China, in 1984, 1990, and 2003, respectively.

Since 1984, he has been a Faculty Member of the School of Electric Engineering and Automation, Hefei University of Technology, where he is currently a Professor and is also at the Photovoltaic Engineering Research Center of Ministry of Education. His main research interests include photovoltaic generation technologies, wind power generation technologies, and distributed generation system.



Renxian Cao was born in Zhejiang, China, in 1968. He received the B.S. and M.S. degrees in electric engineering and automation from Hefei University of Technology, Hefei, China, in 1990 and 1993, respectively.

He is currently a General Manager of Sungrow Power Supply Co., Ltd. and a Professor of the School of Electric Engineering and Automation, Hefei University of Technology. His main research interests include photovoltaic generation technologies, wind power generation technologies, and distributed generation system.



Fusheng Wang (M'13) was born in Anhui, China, in 1976. He received the B.S. degree in electric engineering and automation from Hefei University of Technology, Hefei, China, in 1998, and the Ph.D. degree in nuclear science and engineering from Institute of Plasma Physics Chinese Academy of Sciences, Hefei, China, in 2005.

In 2006, he joined the Faculty of the School of Electric Engineering and Automation, Hefei University of Technology, where he is currently an Associate Professor. His current research interests include control of multilevel converters, and photovoltaic generation technologies.