

Hybrid AC Power Source Based on Modular Multilevel Converter and Linear Amplifier

Guilherme Sebastião da Silva, *Student Member, IEEE*, Rafael Concatto Beltrame, *Member, IEEE*, Luciano Schuch, *Member, IEEE*, and Cassiano Rech, *Member, IEEE*

Abstract—This paper presents a hybrid amplifier for an ac power source (ACPS). The topology is composed of a modular multilevel converter (MMC), operating as main amplifier, connected in series with a linear power amplifier (LPA), which operates as correction amplifier. This way, it is possible to gather the modularity, reliability, and high efficiency provided by the MMC and the high waveform fidelity provided by the LPA. Additionally, it is possible to reproduce a voltage waveform with a high bandwidth and, differently from previous works, with a topology that requires a unique dc voltage source for the main amplifier. The inner current and the submodule capacitor voltages are controlled in the MMC. Meanwhile, the LPA is controlled to define the output voltage. A design methodology and experimental results are included to demonstrate the operation of the ACPS topology.

Index Terms—Hybrid ac power source (ACPS), modular multilevel converter (MMC), series configuration.

I. INTRODUCTION

IN last decades, the development of power electronics technology has driven the evolution of static power converters in terms of dynamic response, efficiency, and power density [1]–[3]. These features have prompted the power electronic engineers to look for new applications. Among these new applications stands out the power amplifiers, which formerly employed only linear electronic systems (such as class-A, class-B, and class-AB amplifiers). Despite the high fidelity provided by the linear technology, these systems inherently have low efficiency due to the transistor bias circuit [4].

On the other hand, in applications where the fidelity is not the main concern, switching mode amplifier technologies, such as class-D and class-E amplifiers, can be used. It is well known that such switching amplifiers usually present high efficiency, since they employ transistors operating just in the cutoff and saturation regions. However, the switching amplifiers suffer with time-delays, nonlinearities, electromagnetic emissions, and limited bandwidth due to passive filtering requirements [5], [6].

Manuscript received October 7, 2013; revised December 19, 2013; accepted February 19, 2014. Date of publication March 11, 2014; date of current version August 26, 2014. This work was supported in part by the Coordenação de Aperfeiçoamento de Pessoal de Ensino Superior. Recommended for publication by Associate Editor L.Harnefors.

The authors are with the Power Electronics and Control Research Group, Federal University of Santa Maria, Santa Maria 97105-900, Brazil (e-mail: guilhermesds@gmail.com; rafaelrcb@gmail.com; schuch.prof@gmail.com; rech.cassiano@gmail.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2310174

Based on these features, the interest in hybrid power amplifiers (HPA) has emerged recently, aiming to overwhelm the aforementioned limitations, gathering, into the same topology, the high fidelity waveforms provided by the linear power amplifier (LPA) and the high efficiency achieved with switched-mode power amplifiers (SMPA). The HPAs have been implemented through the association of an LPA and an SMPA in series [5]–[8], parallel [9]–[11] or envelope configurations [12], [13]. In the series configuration, the SMPA synthesizes a voltage waveform close to the reference signal, while the LPA makes only small corrections, mitigating the differences between the SMPA voltage waveform and the reference signal. Hence, the LPA (correction amplifier) processes a small amount of the load power whereas the SMPA (main amplifier) supplies the most of the load power. As discussed in [7], the series configuration is suitable for ac power source (ACPS) applications, where the high efficiency of an SMPA together with the fast dynamic response and reliability of an LPA result in a suitable performance [14]–[16].

Regarding to the main amplifier, multilevel converters enable the use of semiconductors with low blocking voltage and associated low on-state voltage drop, so that it is possible to reduce the conduction losses [17]–[22]. Usually, cascaded multilevel converters have been used to implement the main amplifier stage due to its inherent modularity [6], [7]. However, the conventional cascaded multilevel converter requires isolated dc voltage sources to supply each cell, increasing the complexity, weight, and system cost implementation. To overcome this disadvantage, a new multilevel configuration called modular multilevel converter (MMC) was proposed recently [18]. Nowadays, the MMC is one of the main state-of-the-art power converters for high power and high voltage applications (e.g., high voltage direct current transmission), but it can also be attractive for low power applications, since it is possible to increase the number of levels easily, even using a unique dc voltage source [18]–[34].

Based on this fact, this paper presents an HPA topology, which uses the MMC operating as main amplifier [25]. This topology requires only one dc voltage source to supply the main amplifier, simplifying the HPA input power stage in comparison with previous works [6], [7]. A theoretical analysis is shown to demonstrate the basic operation of the HPA and its control system. In addition, a design methodology is proposed to define the main parameters of the MMC and the dc bus voltage level of the LPA. Experimental results are also included to evaluate the proposed HPA under distinct operating conditions.

This paper is organized as follows: Section II presents the proposed hybrid ACPS topology. Section III discusses the control approach of the main and correction amplifiers. In Section IV, a




Fig. 1. Proposed hybrid ACPS topology.

design methodology is explained. Section V presents the experimental validation of the proposed topology. Finally, Section VI summarizes the paper and presents the main conclusions.

II. HYBRID ACPS TOPOLOGY

The ACPS considered hereinafter is based on a series HPA topology, composed of an MMC, operating as main amplifier, and an LPA, operating as correction amplifier. This ACPS should synthesize a controlled voltage waveform to the load Z_o , as presented in Fig. 1. Basically, the LPA acts as a series active power filter with a high bandwidth, processing a small amount of the load power. On the other hand, the MMC is designed to supply most of the load power, since it has a better efficiency than the LPA.

A. Basic Operation of the MMC

The adopted MMC structure, shown in Fig. 1, is based on a full-bridge configuration to reduce the amplitude of the dc bus voltage level V_{dc1} for a given output voltage amplitude. Each leg x ($x = \{a, b\}$) is composed of two arms y ($y = \{p, n\}$). These arms have a series connection of N half-bridge submodules (SM) and also include an inductance L to limit the current ripple at switching frequency through the arms. As can be seen in Fig. 1, an output capacitor C_{ab} is added to the MMC ac output to implement an equivalent second-order low-pass filter with the effective ac inductance caused by the arm inductors. This second-order low-pass filter should reduce the $v_{ab}(t)$ switching harmonics and guarantee that the voltage ripple amplitude is within the limits of the LPA output voltage capability.




Fig. 2. Theoretical waveforms with sinusoidal reference and resistive load.

Each arm synthesizes a multilevel voltage, which depends on each SM output voltage $v_{x,yk}(t)$ ($k = 1, 2, \dots, N$). To synthesize the multilevel arm voltages, the modulating signals of each SM are compared with phase-shifted triangular carriers to generate the command signals for the SM switches. With a phase-shift (PS) modulation strategy it is possible to synthesize $2N+1$ levels in the leg voltages and, consequently, $4N+1$ levels in the MMC output (phase-to-phase) voltage [21], [24].

The SM voltages $v_{x,yk}(t)$ generates a virtual voltage before the second-order filter, which is composed of each arm voltage $v_{x,y}(t)$, defined as

$$v_{ab,virtual}(t) = \frac{v_{a,n}(t) - v_{a,p}(t) - v_{b,n}(t) + v_{b,p}(t)}{2} \quad (1)$$

where

$$v_{x,y}(t) = \sum_{k=1}^N v_{x,yk}(t). \quad (2)$$

The virtual voltage $v_{ab,virtual}(t)$ is filtered by the second-order low-pass filter, resulting in the MMC output voltage $v_{ab}(t)$. And, the ACPS output voltage $v_o(t)$ is given by

$$v_o(t) = v_c(t) + v_{ab}(t). \quad (3)$$

It is important to highlight that the output voltage waveform $v_o(t)$, obtained from the voltages synthesized by the MMC $v_{ab}(t)$ and by the LPA $v_c(t)$, presents a high-fidelity, when compared to the reference signal. The main theoretical voltage waveforms for eight SMs in the main amplifier ($N = 2$) are shown in Fig. 2(a). The filtered output voltage of the main amplifier $v_{ab}(t)$ can be seen together with the virtual multilevel pulse-width modulation (PWM) voltage $v_{ab,virtual}(t)$ in Fig. 2(a). The waveform synthesized by the linear amplifier is the compensation voltage $v_c(t)$. According to (3), the association of these two voltage waveforms results in a high fidelity output voltage $v_o(t)$, as can be observed in Fig. 2(b).

With the MMC operation, the arm currents $i_{x,p}(t)$ and $i_{x,n}(t)$ ideally have a dc component and a fundamental frequency ac component. This ac fundamental component of the arm current flows through the SMs capacitors, resulting in an SM capacitor voltage ripple at the fundamental frequency and its multiples [27]. The interaction between the arm inductors and the SM capacitors also results in circulating currents composed predominantly of the second-order component $i_{2f,x}(t)$. Moreover, high-frequency components also occur if the modulation strategy results in nonzero voltage across the arm inductors [33], [34]. So, the arm currents can be defined as

$$i_{x,p}(t) = i_{dc,x}(t) + \frac{i_x(t)}{2} + i_{2f,x}(t) + i_{fs,x}(t) \quad (4)$$

$$i_{x,n}(t) = i_{dc,x}(t) - \frac{i_x(t)}{2} + i_{2f,x}(t) + i_{fs,x}(t) \quad (5)$$

where $i_{dc,x}(t)$ refers to the active power extracted from the dc source and it is equally distributed in all SMs of one leg, $i_x(t)$ is the output leg current, $i_{2f,x}(t)$ is the low-frequency circulating current component at twice the fundamental frequency and $i_{fs,x}(t)$ is the high-frequency circulating current component that appears when the modulation strategy produces nonzero voltage across the arm inductors L .

In addition, the MMC operation results in an internal current $i_{int,x}(t)$ in each leg x , which is composed of the common components of the arm currents $i_{x,p}(t)$ and $i_{x,n}(t)$ [22]–[34], given by

$$i_{int,x}(t) = \frac{i_{x,p}(t) + i_{x,n}(t)}{2}. \quad (6)$$

B. MMC Equivalent Circuit

An MMC equivalent circuit is developed in this section. This helps on the understanding of MMC concepts related to the power balance in the circuit, as well as to derive simplified dynamic models for the MMC control system and ACPS design.

Applying the Kirchhoff voltage law to an MMC leg leads to the following equivalent dc and ac side dynamic equations related to the current variables

$$2L \frac{di_{dc,x}(t)}{dt} = V_{dc1} - \bar{v}_{x,p}(t) - \bar{v}_{x,n}(t) \quad (7)$$

$$\frac{L}{2} \frac{di_x(t)}{dt} = \frac{v_{x,n}(t) - v_{x,p}(t)}{2} - v_x(t) \quad (8)$$

where $\bar{v}_{x,y}(t)$ are the dc components of the MMC arm voltages.

The inductances in (7) and (8) can be used to define equivalent dc and ac side inductances, respectively, as

$$L_{e,dc} = 2L \text{ and } L_{e,ac} = \frac{L}{2}. \quad (9)$$

Moreover, the SMs operation inserts or bypasses the capacitors in an arm, connecting these ones in series. This way, the minimum capacitance C_{min} that arises in the MMC arm, used in the MMC equivalent circuit, can be calculated through [23], [27]:

$$C_{min} = \frac{C}{N}. \quad (10)$$

On the other hand, the current and voltage components through C_{min} can be represented by dependent current and voltage sources, which vary according to the modulating signals. These dependent sources relate the currents $i_{dc,x}(t)$ and $i_x(t)$, defined in the previous section, with the capacitor currents $\bar{i}_{C,x,y}(t)$ and $\tilde{i}_{C,x,y}(t)$, such as

$$\bar{i}_{C,x,y}(t) = m_{dc,x}(t) i_{dc,x}(t) \quad (11)$$

$$\tilde{i}_{C,x,y}(t) = [m_{ac,x}(t) \mp m_{ref,x}(t)] \frac{i_x(t)}{2} \quad (12)$$

and relates the arm capacitor voltages $v_{C,x,y}(t)$ with the output SM voltages $\bar{v}_{x,y}(t)$ and $v_{x,y}(t)$

$$\bar{v}_{x,y}(t) = m_{dc,x}(t) v_{C,x,y}(t) \quad (13)$$

$$v_{x,y}(t) = m_{x,y}(t) v_{C,x,y}(t) \quad (14)$$

where

$$m_{x,p}(t) = m_{dc,x}(t) + m_{ac,x}(t) - m_{ref,x}(t) \quad (15)$$

$$m_{x,n}(t) = m_{dc,x}(t) + m_{ac,x}(t) + m_{ref,x}(t). \quad (16)$$

According to (15) and (16), the modulating signals for the positive and negative arms, $m_{x,p}(t)$ and $m_{x,n}(t)$, respectively, are composed of a dc component $m_{dc,x}(t)$, an ac component $m_{ac,x}(t)$ and an ac reference component $m_{ref,x}(t)$. The component $m_{dc,x}(t)$ is used to regulate the sum of the dc capacitor voltages in each leg to $2V_{dc1}$, and its value is ideally equal to 0.5. The term $m_{ref,x}(t)$ is the main ac component used to define the ACPS output voltage waveform, where $m_{ref,a}(t) = -m_{ref,b}(t)$. Moreover, the component $m_{ac,x}(t)$ is an ac contribution produced by the control system to balance the arm voltages in each leg.

An equivalent circuit for an MMC leg can be conceived from (7)–(14) as shown in Fig. 3. Basically, this circuit presents the virtual power transfer from dc side to ac side through one MMC leg, which occurs when a load is connected to the ac side.

From this circuit, it is also possible to obtain dynamic equations related to the sum and subtraction of the equivalent capacitor voltages, since they have to be controlled [33], [34]. Considering just the components that contribute to the active power processing, the dynamic equations are given by

$$C_{min} \frac{dv_{C,x}^+(t)}{dt} = 2i_{dc,x}(t) m_{dc,x}(t) - i_x(t) m_{ref,x}(t) \quad (17)$$

$$C_{min} \frac{dv_{C,x}^-(t)}{dt} = i_x(t) m_{ac,x}(t) \quad (18)$$

where $v_{C,x}^+(t)$ is the sum of the equivalent capacitor voltages and $v_{C,x}^-(t)$ is the subtraction of these ones.

C. Linear Power Amplifier

The LPA guarantees the desired high fidelity voltage waveform (compared to the reference signal) at the output of the ACPS. Therefore, the called correction amplifier should compensate for the voltage ripple of the main amplifier, phase displacement and possible under/overshoot caused by load changes.





Fig. 3. Equivalent model for an MMC leg.

Fig. 4. MMC control system applied to the leg x .

The compensation capability of the correction amplifier is limited by its dc bus voltage level V_{dc2} , which directly influences the LPA conduction losses. As already known, the linear technology has low efficiency, such as the class A that has a maximum efficiency of 50% or class AB with efficiencies around 75% [8]. To maximize the LPA efficiency and, consequently, the overall ACPS efficiency, the LPA dc bus voltage should be adequately designed, as addressed in Section IV.

III. HPA CONTROL SYSTEM

The proposed HPA control system should guarantee high fidelity of the ACPS output voltage. Based on this specification, the main amplifier output voltage $v_{ab}(t)$ is open-loop controlled, while the correction amplifier is closed-loop controlled to synthesize the output voltage $v_o(t)$ as close as possible to the reference $v_{ref}(t)$. Therefore, the output impedance and the overall stability of the HPA are determined exclusively by the correction amplifier [6], [7], [14].

A. MMC Control Approach

The MMC control system has three control loops for each leg: one to control the inner current, reducing the circulating components, and other two to set the inner current reference through the sum and subtraction capacitor voltages loops [33].

Fig. 4 shows the block diagram of the complete MMC control system. The outer voltage control loops aim to provide the reference of the inner current loop and, consequently, to maintain the power flow balance between the load and dc bus. The sum and subtraction voltage control loops ensure, respectively, that the sum of all capacitor voltages in a leg is equal to $2V_{dc1}$ and the difference between the arm capacitor voltages is equal to zero.

With these control loops, the power balance of the converter is guaranteed [33], [34].

Therefore, the arm modulating signal $m_{x,y}(t)$ is obtained by adding up the resulting control action of the inner current loop to the reference signal

$$\begin{aligned} m_{x,p}(t) &= \frac{1}{2} + \overbrace{\Delta m_{dc,x}(t)}^{m_{dc,x}(t)} + m_{ac,x}(t) - m_{ref,x}(t) \\ &= \frac{1}{2} + m_{int,x}(t) - m_{ref,x}(t) \end{aligned} \quad (19)$$

$$\begin{aligned} m_{x,n}(t) &= \frac{1}{2} + \Delta m_{dc,x}(t) + m_{ac,x}(t) + m_{ref,x}(t) \\ &= \frac{1}{2} + m_{int,x}(t) + m_{ref,x}(t) \end{aligned} \quad (20)$$

where $m_{ref,x}(t)$ is the open-loop reference signal, which represents the desired output voltage waveform, and $m_{int,x}(t)$ is the resulting control action of an MMC leg, which is the sum of the dc component variation $\Delta m_{dc,x}(t)$ and the ac component $m_{ac,x}(t)$. The term $\Delta m_{dc,x}(t)$ controls the dc component of the inner current and, as mentioned before, the ac component $m_{ac,x}(t)$ controls the fundamental component of the inner current for the positive and negative arm voltage balance.

Since dc reference signals are applied to the inner current and outer voltage control loops, proportional-integral (PI) controllers are used in $C_{int}(s)$, $C_v^+(s)$, and $C_v^-(s)$. Additionally, to minimize the ac component in the inner current at twice of the output fundamental frequency, the outer control loops bandwidths should be slower than the ripple frequencies present in the sum and subtraction of the capacitor voltages. Additionally, the inner current control loop should have a high bandwidth




Fig. 5. HPA output voltage control system (similar to [6]).

to track the inner current reference with satisfactory dynamic performance.

It is important to highlight that the outer voltage control loops do not guarantee the individual capacitor voltages balancing for the SMs of the same arm. This way, the individual capacitor voltages are balanced by a sorting algorithm combined with PS modulation, which selects the SMs according to the capacitor voltages and arm current direction [34].

B. LPA Control Approach

In series configuration of HPAs the output voltage of the main amplifier is usually open-loop controlled. On the other hand, the correction amplifier is controlled in closed-loop to guarantee that the output voltage tracks the reference signal [6], [7]. Fig. 5 shows the control diagram of the correction amplifier, which controls the output voltage of the ACPS [6]. The main amplifier reference $v_{ref}(t)$ is applied directly to the correction amplifier terminals through the resistor R_{f2} .

IV. ACPS DESIGN METHODOLOGY

This section presents an ACPS design methodology to define all dc bus voltage levels, passive components of the output low-pass filter as well as SMs capacitance. For this analysis, the following assumptions are considered:

- 1) the output low-pass filter cut-off frequency is around one decade below the equivalent main amplifier output switching frequency (i.e., $f_n = 4Nf_s/10$);
- 2) the ACPS must guarantee a high-quality voltage waveform for a load step from no-load to 40% of the nominal load;
- 3) the output voltage reference of the ACPS is a sinusoidal waveform.

A. Main Amplifier DC Bus Voltage Level

The main amplifier has a single dc bus, which is defined by the maximum output voltage amplitude that the ACPS should synthesize, given by

$$V_{dc1} = \frac{V_{o,pk,max}}{m_a} \quad (21)$$

where $V_{o,pk,max}$ is the maximum amplitude of ACPS output voltage and m_a is the desired amplitude modulation index.




Fig. 6. Arm inductor current ripple analysis. (a) Equivalent circuit. (b) Theoretical voltage and current ripple waveforms.

B. Output Second-Order Low-Pass Filter

The output second-order low-pass filter is composed of a capacitor C_{ab} and an equivalent output inductance $L_{e,ac}$. This inductance can be computed from the arm inductance L , which can be determined from the specification of the maximum arm inductor current ripple. Then, the capacitor C_{ab} can be determined from the specified cut-off frequency of the output filter, which had been defined at one decade below the equivalent output switching frequency ($4Nf_s/10$) to minimize the dc bus voltage level of the correction amplifier. However, it is necessary to verify if the output voltage ripple is below the voltage capability of the LPA.

Therefore, to obtain the instantaneous and the maximum current ripple in $L_{e,dc}$, an equivalent circuit is shown in Fig. 6, based on the dc side of the equivalent circuit analysis presented in Section II. In this circuit, the SM capacitors are replaced by dc voltage sources, to guarantee that only the high-frequency circulating current components are present.

Applying PS PWM in the equivalent circuit shown in Fig. 6(a), the arm inductor voltage $v_{Le,dc}(t)$ and the instantaneous peak-to-peak current ripple $\Delta i_{int,pk-pk}(t)$ can be obtained, as shown in Fig. 6(b). The peak-to-peak value of the current ripple can be found as

$$\Delta i_{int,pk-pk}(t) = \frac{V_{dc1} \Delta t_1(t)}{L_{e,dc} N} \quad (22)$$

where Δt_1 is the time interval in which voltage V_{dc1}/N is applied across $L_{e,dc}$.

To define the maximum current ripple in $L_{e,dc}$, the time interval Δt_1 is obtained in sectors. This time interval is used to define the peak-to-peak current ripple through the arm inductors in each sector and is obtained by subtracting the nearest voltage level $f(t)$ from the sinusoidal reference waveform $g(t)$, as illustrated in Fig. 7(a). In addition, in some levels, the resultant waveform must be multiplied by -1 , as can be seen in the lower graphic of Fig. 7(a). So, the instantaneous time interval can be




Fig. 7. Current ripple analysis. (a) Auxiliary waveforms to obtain the peak-to-peak current ripple. (b) Theoretical peak-to-peak value of the current ripple and simulated current ripple waveforms with PS PWM and odd number of SMs ($V_{dc1} = 400$ V, $N = 2$, $L = 0.3$ mH, $f_s = 10.08$ kHz, $m_a = 0.78$, and $\omega_x = 2\pi 60$ rad/s).

computed as follows:

$$\Delta t_1(t) = \begin{cases} \left[(-1)^{f(t)} \cdot \left| g(t) - \frac{f(t)}{N} \right| + \frac{(-1)^{f(t)+1} + 1}{2N} \right] T_s, & N \rightarrow \text{even} \\ \left[(-1)^{f(t)+1} \cdot \left| \frac{f(t)}{N} - g(t) \right| + \frac{(-1)^{f(t)} + 1}{2N} \right] T_s, & N \rightarrow \text{odd} \end{cases} \quad (23)$$

where

$$g(t) = m_a \sin(\omega_x t) \quad (24)$$

$$f(t) = \text{round}(N m_a \sin(\omega_x t)) \quad (25)$$

and the function $\text{round}(z)$ rounds the value of z to the nearest integer.

The maximum peak-to-peak current ripple can be obtained from (22), and it is given by

$$\Delta i_{int,pk-pk,max} = \frac{V_{dc1}}{4L f_s N^2}. \quad (26)$$

For instance, Fig. 7(b) presents the theoretical peak-to-peak current ripple, obtained from (22) for $N = 2$, and the simulated current ripple from the equivalent circuit shown in Fig. 6(a).

C. Correction Amplifier DC Bus Voltage Level

As discussed before, the LPA dc bus voltage level should be enough to compensate for the output voltage ripple and phase lag introduced by the second-order low-pass filter and the modulation strategy of the main amplifier. In addition, the voltage drop in the inductor as well as the voltage variations over SM




Fig. 8. Voltage variations for a load step change: (a) SM dc bus voltage variation $\Delta v_{ab,ctrl}$ and (b) output filter voltage variation $\Delta v_{ab,pert}$.




Fig. 9. Equivalent models used in the voltage undershoot analysis. (a) Equivalent circuit to determine SM dc bus voltage variation $\Delta v_{ab,ctrl}$. (b) Equivalent circuit to determine the output filter voltage variation $\Delta v_{ab,pert}$.

capacitors are both included as design parameters (note that an undershoot over SM capacitors limits maximum modulation index of the main amplifier). Thus, the minimum dc voltage of the correction amplifier can be expressed as

$$V_{dc2,min} = \frac{\Delta v_{ab,ripple} + \Delta v_{cap,ripple}}{2} + \Delta v_{ab,phase} + \max(\Delta v_{ab,pert}, \Delta v_{ab,ctrl}) \quad (27)$$

where $\Delta v_{ab,ripple}$ is the maximum output voltage ripple of the MMC output voltage, $\Delta v_{cap,ripple}$ is the maximum SM capacitor voltage ripple, which contributes to the output voltage oscillation mainly when low-frequency waveform is synthesized, and $\Delta v_{ab,phase}$ is the maximum output voltage error introduced by the phase displacement of the output filter and phase lag of the modulation strategy under nominal load. Moreover, $\Delta v_{ab,pert}$ and $\Delta v_{ab,ctrl}$ are the output voltage variations when a load step occurs, as illustrated in Fig. 8, which have distinct dynamics. The function $\max(z_1, z_2)$ returns only the largest element.

The variables $\Delta v_{ab,ripple}$ and $\Delta v_{ab,phase}$ were already analyzed in [7]. On the other hand, the variables $\Delta v_{ab,pert}$ and $\Delta v_{ab,ctrl}$ resulting from a load step can be obtained from the equivalent circuits shown in Fig. 9. One can observe from Fig. 9(a) that the dynamic response of the total dc bus voltage control loop [which uses the controller $C_v^+(s)$] is taken into

TABLE I
PROPOSED ACPS PARAMETERS

System	Parameter	Value
ACPS	Maximum output power	$S_o = 1$ kVA
	Maximum output voltage	$V_{o,pk} = [0\ 311]$ V
	Output frequency limits	$f_a = [30\ 400]$ Hz
LPA (MP111A)	Dc bus voltage	$V_{dc2} = 25$ V
	Feedback resistors	$R_{f1} = 270$ k Ω $R_{f2} = 8.89$ k Ω
MMC	SMs per arm	$N = 2$
	Number of levels (v_{ab})	$m = 9$
	Total dc bus voltage	$V_{dc1} = 400$ V
	SM capacitor voltages	$V_{C,x,y,k} = 200$ V
	Switching frequency	$f_s = 10.08$ kHz
	Sampling frequency	$f_{sp} = 20.16$ kHz
	Arm inductance	$L = 300$ μ H
	SM capacitance	$C = 940$ μ F
	Passive damping	$C_d = 3$ μ F $R_d = 3.9$ Ω
	Output filter capacitance	$C_{ab} = 940$ nF
	Amplitude modulation index	$m_a = 0.7778$

account for estimating the SM dc bus voltage variation $\Delta v_{ab,ctrl}$ caused by a load step $\Delta I_{o,step}$. As the dynamic of the output low-pass filter is fast compared to the dynamic of dc bus voltage, the output low-pass filter is disregarded in the model shown in Fig. 9(a). On the other hand, to obtain the parameter $\Delta v_{ab,pert}$ when a load step $\Delta I_{o,step}$ occurs, the dc capacitor voltages are considered constant and the output second-order low-pass filter is represented by the equivalent ac inductor $L_{e,ac}$ and the output capacitor C_{ab} , as presented in Fig. 9(b).

D. SM Capacitor

The SM capacitor design should guarantee that the voltage undershoot in all SMs capacitors due to a load step does not exceed the dc bus voltage capability of the LPA. To simplify the analysis, the voltage undershoot on the SM capacitors can be disregarded if it is smaller than the output voltage undershoot on C_{ab} for the same load condition. Therefore, assuming that $\Delta v_{ab,ctrl} < \Delta v_{ab,pert}$ and considering that these two perturbations do not occur at the same time, the $\Delta v_{ab,ctrl}$ can be neglected in (27). This condition must be guaranteed during the design (as shown in the next section).

E. Design Example

Based on the proposed design methodology and using the parameters presented in Table I, the abaci shown in Fig. 10 are obtained and the HPA is designed.

Initially, a maximum peak-to-peak current ripple through the arm inductors is defined. For this example, the maximum peak-to-peak current ripple was defined as 65% of $I_{o,pk}$. Therefore, using (26), the minimum inductance that guarantees this current ripple is $L_{min} = 300$ μ H. Moreover, the capacitor C_{ab} can be determined using L_{min} and the output filter cut-off frequency specified in the design assumptions ($4Nf_s/10$). With this, the capacitance C_{ab} is 0.94 μ F.




Fig. 10. Design example. (a) Selection of $\Delta v_{ab,pert}$. (b) Selection of the capacitance C . (c) Output frequency limits for different sampling frequencies of the modulating signals.




Fig. 11. Simulation results for minimum and maximum frequency limits of the designed ACPS. (a) ACPS voltage waveforms for $f_a = 30$ Hz. (b) ACPS voltage waveforms for $f_a = 400$ Hz.




Fig. 12. Experimental setup. (a) ACPS. (b) Detail of a half-bridge SM.

After defining the output filter capacitance C_{ab} , one can obtain the output voltage variation $\Delta v_{ab,pert}$ when a load step $\Delta I_{o,step}$ occurs by using the abacus presented in Fig. 10(a). In this example, the load step from no-load to 40% of the nominal load is used in Fig. 10(a) to obtain the voltage variation $\Delta v_{ab,pert}$, which is defined as $\Delta v_{ab,40\%}$ and is equal to 20 V.

In addition, Fig. 10(b) shows the abacus used to design the SM capacitors, using an outer voltage control loop bandwidth equal to 6 Hz. In this design, the $\Delta v_{ab,ctrl}$ must be lower than $\Delta v_{ab,pert}$. With this, a minimum SM capacitance equal to $C = 0.94$ mF should be used, considering the critical voltage variation $\Delta v_{ab,ctrl} = \Delta v_{ab,pert} = \Delta v_{ab,40\%}$, as shown in Fig. 10(b). This capacitance is the minimum value that guarantees the condition $\Delta v_{ab,ctrl} < \Delta v_{ab,pert}$.

It is important to note that voltage oscillation across the SM capacitors become significant when a low frequency is synthesized [29], limiting the minimum output frequency of the ACPS. On the other hand, if a high frequency reference should be synthesized by the ACPS, the phase displacement of the output filter and the phase lag of the modulation strategy become significant. To analyze these effects, the minimum dc voltage of the correction amplifier $V_{dc2,min}$ is obtained for different output frequencies of the ACPS, as shown in Fig. 10(c). In this design example, the minimum and maximum output frequencies of the ACPS are 30 and 400 Hz, when the sampling frequency of the modulating signals $f_{sp,ref}$ is twice the switching frequency f_s . However, if the sampling frequency of the modulating signals $f_{sp,ref}$, the SM capacitances and/or the dc voltage level of correction amplifier are increased, the bandwidth of the ACPS can also be increased.

In addition, to demonstrate the behavior of the ACPS with minimum and maximum reference frequencies, simulation results are presented in these frequencies. Fig. 11(a) shows the voltage waveforms synthesized by the main amplifier (v_{ab}) and correction amplifier (v_c), as well as the ACPS output voltage (v_o) for minimum reference frequency. Fig. 11(b) presents the same waveforms for the maximum reference frequency. These simulation results demonstrate that the LPA is operating close to the clamp condition, i.e., near to the designed dc bus voltage V_{dc2} (25 V).

V. EXPERIMENTAL RESULTS

Some experimental results are presented in this section to verify the performance of the proposed topology. Pictures of the experimental setup are shown in Fig. 12 and Table I summarizes its main parameters. The main amplifier is controlled by a DSP TMS320F28335 (Texas Instruments), which transmits the control actions to the FPGA Spartan 6E (Xilinx). The FPGA implements the modified PS modulation to select the SMs accordingly with their dc bus voltage level. The correction amplifier used is the commercial MP111A amplifier from Apex. The output voltage total harmonic distortion (THD) and efficiency results were obtained with the digital power meter Yokogawa WT1600.

First, the nine level virtual multilevel waveform ($v_{ref,rms} = 220$ V at 60 Hz) synthesized by the MMC is shown in Fig. 13(a), which is computed from (1). On the other hand, Fig. 13(b) shows the performance of the MMC control system under a load step change from 0 to 1 p.u. (P_o from 0 to 1 kW). One can observe that the SMs dc bus voltages remain regulated even under this large disturbance.

The MMC output voltage, the correction amplifier voltage, the ACPS output voltage and current waveforms for a sinusoidal reference signal ($v_{ref,rms} = 220$ V at 60 Hz) and resistive load ($P_o = 1$ kW) are shown in Fig. 14(a). As can be seen, the output voltage waveform presents a high quality, with THD equal to 0.25%.

It must be remembered that dynamic response of the whole system is defined by the correction amplifier, which also compensates the ripple produced in steady-state condition by the main amplifier as well as in transients due to a suitable amplitude for V_{dc2} (designed for a load step equal to 40%). The use of a small V_{dc2} allows reducing the conduction losses of LPA, which makes the ACPS efficiency higher. To validate the ACPS design, Fig. 14(b) shows the dynamic behavior of the system under a load step change from 0 to 0.4 p.u. (P_o from 0 to 405 W). As shown in Fig. 14(b), the load step change does not affect directly the output voltage of ACPS, which maintains a high fidelity.

Fig. 14(c) shows the ACPS output voltage transient under a load step from 0 to 1 kW, in order to shown the behavior




Fig. 13. Experimental waveforms for a sinusoidal waveform ($v_{ref,rms} = 220$ V at 60 Hz). (a) Main amplifier output voltage $v_{ab}(t)$ and virtual voltage $v_{ab,virtual}(t)$ obtained through (1). (b) MMC waveforms under resistive load step from 0 to 1 kW.




Fig. 14. Experimental waveforms for (a) a sinusoidal waveform ($v_{ref,rms} = 220$ V at 60 Hz). Output voltages with a load step from (b) 0 to 405 W (FP = 1) and (c) 0 to 1 kW (FP = 1). (d) Arbitrary waveform results ($v_{ref,rms} = \{220, 220/3, 220/5, 220/7\}$ V at $\{60, 180, 300, 420\}$ Hz) with nominal load.

when the load step change is higher than the load step used in V_{dc2} design (40%). In this case, LPA saturates in the transient because the load step applied (100%) causes an undershoot greater than the designed V_{dc2} (25 V), distorting the ACPS output voltage waveform. Moreover, experimental waveform components $v_{ref,rms} = \{220, 220/3, 220/5, 220/7\}$ V at $\{60, 180, 300, 420\}$ Hz are shown in Fig. 14(d) and demonstrate the good waveform quality of the output voltage.

The whole system efficiency (taking into account the main and correction amplifiers) can be seen in Fig. 15(a) for the entire load power range and with resistive load. The proposed HPA

achieved a maximum efficiency of 92.5% at nominal resistive load. Basically, the efficiency improvement can be attributed to the absence of an additional power stage to implement the isolated voltage sources required in the conventional cascaded multilevel converter [6], [7].

The THD of the voltage waveforms synthesized by the MMC (v_{ab}) and by the entire ACPS (v_o) for the entire load range can be seen in Fig. 15(b). It is possible to note that the THD of the ACPS output voltage (around 0.25%) is not affected by the distortion of the main amplifier, which increases for higher power levels.




Fig. 15. Experimental results for a sinusoidal waveform reference ($v_{ref,rms} = 220$ V at 60 Hz) and resistive load. (a) Efficiency. (b) THD of the ACPS output voltage.

VI. CONCLUSION

This paper proposed a hybrid topology for ACPS application composed of an MMC, operating as main amplifier, and an LPA, operating as correction amplifier, associated in series. By combining these different technologies it is possible to achieve modularity, high fidelity, high bandwidth (due to the use of an LPA as correction amplifier and the MMC as main amplifier) as well as high efficiency.

This topology uses a single dc power source to supply the MMC dc bus voltage without the need of transformers in the input power supply, but increases the complexity of the control system when compared to other topologies. Results included in this paper demonstrate that the proposed ACPS has good steady-state and transient performances, which assure high efficiency as well as satisfactory output voltage distortion (THD). Therefore, authors believe that this topology can be a candidate for high-performance ACPS applications.

REFERENCES

- [1] J. Biela, U. Badstuebner, and J. W. Kolar, "Impact of power density maximization on efficiency of DC-DC converter systems," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 288-300, Jan. 2009.
- [2] L. Rixin, F. Wang, N. Puqi, D. Zhang, D. Jiang, R. Burgos, D. Boroyevich, K. J. Karimi, and V. D. Immanuel, "A high-power-density converter," *IEEE Ind. Electron. Mag.*, vol. 4, no. 4, pp. 4-12, Dec. 2010.
- [3] D. Pefitsis, G. Tolstoy, A. Antonopoulos, J. Rabkowski, J. K. Lim, M. Bakowski, L. Ångquist, and H. P. Nee, "High-power modular multilevel converters with SiC JFETs," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 28-36, Jan. 2012.
- [4] B. Yundt, "Series- or parallel-connected composite amplifiers," *IEEE Trans. Power Electron.*, vol. PE-1, no. 1, pp. 48-54, Jan. 1986.
- [5] R. Hammond and L. Johnson, "Hybrid high power amplifier," U.S. Patent 5 329 245, 1994.
- [6] G. Gong, D. Hassler, and J. Kolar, "Comparative study of multi-cell amplifiers for ac power source applications," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 149-164, Jan. 2011.
- [7] R. C. Beltrame, M. I. Desconzi, M. L. S. Martins, C. Rech, and H. L. Hey, "AC power source based on series-connection between cascaded PWM

- multilevel inverter and linear power amplifier," in *Proc. IEEE 14th Eur. Conf. Power Electron. Appl.*, Sep. 2011, pp. 1-10.
- [8] M. Vasic, O. Garcia, J. A. Oliver, P. Alou, D. Diaz, and J. A. Cobos, "Multilevel power supply for high-efficiency RF amplifiers," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 1078-1089, Apr. 2010.
- [9] P. F. Míajia, M. Rodriguez, A. Rodriguez, and J. Sebastian, "A linear assisted DC/DC converter for envelope tracking and envelope elimination and restoration applications," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3302-3309, Jul. 2012.
- [10] M. Vasic, O. Garcia, J. A. Oliver, P. Alou, and J. A. Cobos, "Theoretical efficiency limits of a serial and parallel linear-assisted switching converter as an envelope amplifier," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 719-728, Feb. 2014.
- [11] X. Huan, J. Qian, R. Xinbo, and X. Xiaoling, "Full feedforward of the output voltage to improve efficiency for envelope-tracking power supply using switch-linear hybrid configuration," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 451-456, Jan. 2013.
- [12] O. Garcia, M. Vasic, P. Alou, J. Oliver, and J. A. Cobos, "An overview of fast DC-DC converters for envelope amplifier in RF transmitters," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4712-4722, Oct. 2013.
- [13] J. Sebastian, P. Fernandez-Miaja, A. Rodriguez, and M. Rodriguez, "Analysis and design of the output filter for buck envelope amplifiers," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 213-233, Jan. 2014.
- [14] O. M. Mueller and J. N. Park, "Quasi-linear IGBT inverter topologies," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 1994, pp. 253-259.
- [15] H. Ertl, J. Kolar, and F. Zach, "Basic considerations and topologies of switched-mode assisted linear power amplifiers," *IEEE Trans. Power Electron.*, vol. 44, no. 1, pp. 116-123, Feb. 1997.
- [16] J. H. Jeong, "A high efficiency class A amplifier accompanied by class D switching amplifier," in *Proc. IEEE Power Electron. Spec. Conf.*, 1997, pp. 1-8.
- [17] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, W. Bin, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
- [18] R. Marquardt, A. Lesnicar, and J. Hildinger, "Modulares stromrichter-konzept für netzkupplungsanwendung bei hohen spannungen," in *Proc. ETG-Fachtagung*, pp. 1-7, 2002.
- [19] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Bologna Power Tech Conf.*, Jun. 2003, vol. 3, no. 23, pp. 23-26.
- [20] M. Hagiwara, I. Hasegawa, and H. Akagi, "Start-up and low-speed operation of an electric motor driven by a modular multilevel cascade inverter," *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1556-1565, Jul./Aug. 2013.
- [21] J. Mei, B. Xiao, K. Shen, L. Tolbert, and J. Y. Zheng, "Modular multilevel inverter with new modulation method and its application to photovoltaic grid-connected generator," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5063-5073, Nov. 2013.
- [22] K. Wang, Y. Li, Z. Zheng, and L. Xu, "Voltage balancing and fluctuation-suppression methods of floating capacitors in a new modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1943-1954, May 2013.
- [23] L. Ångquist, A. Antonopoulos, D. Siemaszko, K. Ilves, M. Vasiladioti, and H. P. Nee, "Open-loop control of modular multilevel converters using estimation of stored energy," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2516-2524, Nov./Dec. 2011.
- [24] Z. Li, P. Wang, H. Zhu, Z. Chu, and Y. Li, "An improved pulse width modulation method for chopper-cell-based modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3472-3481, Aug. 2012.
- [25] G. S. Da Silva, R. C. Beltrame, M. L. S. Martins, L. Schuch, H. L. Hey, and C. Rech, "AC power source based on series-connection between modular multilevel converter and linear power amplifier," in *Proc. IEEE Annu. Conf. Ind. Electron. Soc.*, 2013, pp. 362-367.
- [26] K. Ilves, A. Antonopoulos, S. Norrga, and H. P. Nee, "Steady-state analysis of interaction between harmonic components of arm and line quantities of modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 57-68, Jan. 2012.
- [27] Q. Song, W. Liu, Z. Li, H. Rao, S. Xu, and L. Li, "A steady-state analysis method for a modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3702-3713, Aug. 2013.
- [28] K. Ilves, S. Norrga, L. Harnefors, and H. P. Nee, "On energy storage requirements in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 77-88, Jan. 2014.

- [29] F. Deng and Z. Chen, "A control method for voltage balancing in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 66–76, Jan. 2014.
- [30] S. Shao, P. W. Wheeler, J. C. Clare, and A. J. Watson, "Fault detection for modular multilevel converters based on sliding mode observer," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4867–4872, Nov. 2013.
- [31] M. Zhang, L. Huang, W. Yao, and Z. Lu, "Circulating harmonic current elimination of a CPS-PWM-based modular multilevel converter with a plug-in repetitive controller," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2083–2097, Apr. 2014.
- [32] M. Hagiwara, R. Maeda, and H. Akagi, "Control and analysis of the modular multilevel cascade converter based on double-star chopper-cells (MMC-DSCC)," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1649–1658, Jun. 2011.
- [33] E. Solas, G. Abad, J. A. Barrena, A. Carcar, and S. Aurtentxea, "Modulation of modular multilevel converter for HVDC application," in *Proc. Int. Power Electron. Motion Control Conf.*, 2010, pp. 1–8.
- [34] Cirrus Logic Inc., "Apex[®] MP111 A power operational amplifier datasheet," 2009, pp. 1–5.



Guilherme Sebastião da Silva (S'13) was born in Cruz Alta, Brazil, in 1986. He received the B.S. degree from the Federal University of Pampa, Alegrete, Brazil, in 2011, and the M.S. degree from Federal University of Santa Maria, Brazil, in 2013, both in electrical engineering. He is currently working toward the Ph.D. degree in electrical engineering in Federal University of Santa Maria.

His research interests include multilevel converters, ac power sources and digital control system applications.

Prof. Da Silva is a member of the Brazilian Power Electronics Society (SOBRAEP).



Rafael Concatto Beltrame (S'10–M'13) was born in Santa Maria, Brazil, in 1984. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Federal University of Santa Maria (UFSM), Brazil, in 2008, 2009, and 2012, respectively.

Since 2013, he has been with the UFSM, where he is currently a Professor. His research interests include the synthesis and analysis of high-performance power converters, power amplifiers, and renewable energy sources.

Dr. Beltrame is a member of Brazilian Power Electronics Society (SOBRAEP), and the IEEE Power Electronics, IEEE Industrial Electronics, and IEEE Industry Applications Societies.



Luciano Schuch (S'03–M'13) was born in Santa Maria, Brazil, in 1974. He received the B.S., M.S., and Ph.D. degrees from the Federal University of Santa Maria, Brazil, in 1999, 2001, and 2007, respectively, all in electrical engineering (subarea power electronics).

Since 2009, he has been with the Power Electronics and Control Research Group, Federal University of Santa Maria, where he is currently a Professor. His research interests include PWM soft-switching converters, PV systems, UPS and high-performance

power converters.



Cassiano Rech (S'01–M'06) was born in Carazinho, Rio Grande do Sul, Brazil, in 1977. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Federal University of Santa Maria (UFSM), Brazil, in 1999, 2001, and 2005, respectively.

From 2005 to 2007, he was with the Regional University of Northwestern Rio Grande do Sul, Ijuí, Brazil. From 2008 to 2009, he was with the Santa Catarina State University, Joinville, Brazil. Since 2009, he has been with the UFSM, where he is currently a Professor. Since 2014, he has been the Editor-in-Chief of the *Brazilian Power Electronics Journal*. His research interests include multilevel converters, renewable energy sources, distributed generation, and modeling and digital control techniques.

Since 2014, he has been the Editor-in-Chief of the *Brazilian Power Electronics Journal*. His research interests include multilevel converters, renewable energy sources, distributed generation, and modeling and digital control techniques.