

Analysis and Control of Modular Multilevel Converters With Integrated Battery Energy Storage

Michail Vasiladiotis, *Student Member, IEEE*, and Alfred Rufer, *Fellow, IEEE*

Abstract—Multilevel converters and battery energy storage systems are key components in present and future medium voltage networks, where an important integration of renewable energy sources takes place. The modular multilevel converter offers the capability of embedding such energy storage elements in a split manner, given the existence of several submodules operating at significantly lower voltages. This paper analyzes such a converter structure under different operating modes. In order to eliminate the low-frequency components of the submodule output currents, the latter are interfaced to the batteries by means of nonisolated dc/dc converters. Control algorithms are developed for the balancing of the battery state of charges and the respective gain limitations are established. Unbalanced grid conditions are also taken into account through the theory of symmetrical components and solutions are proposed. Finally, the development of a down-scaled prototype is described and experimental results are presented.

Index Terms—Active power control, battery energy storage system (BESS), integrated split storage, modular multilevel converter, prototype, state of charge (SoC) balancing, symmetrical components.

I. INTRODUCTION

THE need of ancillary services, such as load leveling and power buffering, poses a necessity for energy storage system utilization in modern large-scale power systems. Among them, electrochemical technologies such as supercapacitors and batteries are key components offering straightforward solutions. From a power electronics perspective, multilevel converters present significant advantages in the medium voltage and high power range over conventional topologies, attracting therefore the interest of both the academic and industrial worlds. Among them, the most promising concept regards the modular multilevel converter (MMC), which implies the series connection of identical power submodules within a converter branch [1]. The branches can be then configured in several ways, achieving different conversion structures such as ac/dc [1], [2], ac/ac [3]–[5] or even isolated dc/dc [6].

The MMC has been extensively studied during the recent years. A wide range of applications have been considered including HVDC systems [7]–[10], medium-voltage electric drives [11], [12], as well as direct and indirect grid interfaces [13], [14]. The topology-specific features, such as the existence of

continuous branch currents, the capacitive nature of the phase legs, the low-output frequency operation in dc/ac drives as well as the submodule capacitor voltage balancing are also implying more advanced modeling, modulation, and control system developments [15]–[24].

An emerging topic regards the use of the MMC family as battery energy storage units. Contrary to utilizing only one central battery on the medium voltage level, aspects such as redundancy and straightforward battery management system (BMS) designs can be fulfilled through a split accumulation concept. The integration of batteries into the submodules of a cascaded H-bridge (CHB) converter has been already studied considerably [25]–[29]. Some works have been also discussing the use of an MMC as an ac/dc structure with embedded storage, with the focus laid on system design [30]–[33]. However, [32] and [33] do not take advantage of the common dc link, which is typically used to feed an external load as shown by [30]. On the other hand [31], proposes the utilization of a single large dc-link battery, which does not benefit from the lower submodule voltage levels. In the authors' view, the MMC-BESS is not to be considered as a strict alternative to the application-specific CHB-based storage unit, but rather as an ac/dc conversion structure with additional energy storage capability.

Several topology-specific issues arise in such an MMC-based storage unit, which need to be overcome. Initially, the submodule implementation using half-bridges implies strong low-frequency currents at their outputs. In order to prevent the latter from flowing into the batteries, passive or active interfaces can be utilized [29]–[31]. The control of the MMC-BESS then becomes different than in typical operation, given the need for handling all possible system power flows. In addition and in several modern battery technologies, a flat curve of state of charge (SoC) is observed as a function of their voltage in a wide regime. This implies the need for a balancing algorithm targeting directly at the SoCs and no longer at the battery voltages [26], [27]. Finally, the operation of such a converter under unbalanced grid conditions poses challenges, since each converter branch is affected in an independent manner unlike conventional three-phase topologies.

This study makes a thorough analysis of the different operating modes that can be encountered in such a three-phase MMC-based BESS featuring a common dc link. As the batteries are interfaced to the converter submodules through nonisolated dc/dc converters, the control problem can be split in two sub-problems, voltage and power control. The submodule capacitor voltage control is handled by the dc/dc converters, offering the flexibility to directly manipulate the active power components for a SoC balancing of the batteries. The SoCs are modeled by

Manuscript received October 11, 2013; revised December 16, 2013; accepted January 17, 2014. Date of publication January 28, 2014; date of current version August 26, 2014. Recommended for publication by Associate Editor M. A. Perez.

The authors are with the Laboratory of Industrial Electronics, École Polytechnique Fédérale de Lausanne, 1015 Lausanne, Switzerland (e-mail: michail.vasiladiotis@epfl.ch; alfred.rufer@epfl.ch).

Digital Object Identifier 10.1109/TPEL.2014.2303297




Fig. 1. MMC with integrated battery energy storage elements.

first-order transfer functions in all possible unbalance directions, namely submodule, branch, and phase. The limitations of the proportional regulator gains are also derived analytically. Moreover, the operation of such a storage unit under grid asymmetries is investigated and solutions are offered.

This paper is organized as follows. Section II describes the possible operating modes of an MMC with the integrated BESS. In addition, the submodule capacitor voltage problem is treated. Section III explores the degrees of freedom (DOF) for handling active power components independently within the converter in all possible unbalance directions. Section IV discusses the SoC-balancing concept. Finally, Section V describes the development of a laboratory prototype and presents experimental results, leading to Section VI, which concludes the work.

II. MMCs WITH THE INTEGRATED BESS

A. Topology Description and Modeling Basics

The three-phase MMC with the integrated BESS is illustrated in Fig. 1. It comprises three parallel-connected phase legs. Each




Fig. 2. Implementation of the (a) MMC submodule and (b) the split storage stage based on the indirect active interface (IAI).




Fig. 3. Multiphase MMC.

leg consists of two branches, where the midpoint is connected to the ac side handling an amount of active as well as reactive powers, respectively. Each submodule is equipped with a storage element, which serves as an active power port, contrary to a typical MMC case where the average active power in the submodules should be equal to zero. In addition, the phase legs are connected to a common dc link, which can be considered as an additional active power flow port in the studied system. In a typical MMC case, the submodule is implemented by means of a half-bridge, as depicted in Fig. 2(a). This implies that each branch cannot provide negative voltages.

In Fig. 3, a simplified scheme of one converter leg defining all necessary magnitudes is presented. Throughout the remainder of the paper, the following subscripts/superscripts are utilized: $k \in \{a, b, c\}$ referring to the studied phase, $j \in \{u, l\}$ to the upper/lower branches of the same phase leg, and $i \in \{1, 2, \dots, N\}$ to the submodules of the respective branch.

The so-called circulating current flows through the phase leg and can comprise both dc and ac components. The latter is




Fig. 4. Average submodule output and battery currents as well as submodule capacitor voltage with and without second-order harmonic injection in the circulating current for voltage ripple reduction.

defined in its general form as

$$i_{\text{circ}}^k = \underbrace{I_{\text{circ}0}^k}_{I_s/3} + \sum_{n=1}^{\infty} \hat{i}_{\text{circ},n}^k \cos(n\omega t + \theta_n). \quad (1)$$

Assuming that the branch impedances are symmetrical and therefore the line current splits equally between the upper and lower branches of the same phase leg, the branch currents are defined as

$$i_u^k = \frac{i_{Tk}^k}{2} + i_{\text{circ}}^k, \quad i_l^k = -\frac{i_{Tk}^k}{2} + i_{\text{circ}}^k. \quad (2)$$

A second-harmonic component can be imposed on the circulating current, in order to reduce the maximum energy variation in the submodule capacitors and therefore the capacitive storage requirements [13], [34], [35]. Even in such a case, though, there is still a significant submodule output current variation which should be prevented from flowing into the battery. For this reason, another half-bridge with a filtering inductor serves as the indirect active interface (IAI) between the submodule capacitor and the battery. The latter is shown in Fig. 2(b) together with the battery, which is modeled as a controllable voltage source (U_{OC}) in series with an equivalent resistance (R_{bat}). The advantage of such a power decoupling is illustrated in Fig. 4. The average submodule output current is depicted together with the respective average battery current, both for the case of pure dc circulating current as well as second-order harmonic injection. The battery current is the same for both cases, even though the harmonic content of the submodule output current is different. The battery current ripple will be limited to the switching harmonics generated by the buck converter, which are now related to the switching frequency, the filter inductance L_f , as well as the battery/submodule voltage ratio.

B. Submodule Capacitor Voltage Balancing

Factors such as losses, practical variations between the submodule capacitances, as well as different battery power demands can lead to divergence from the desired submodule capacitor voltages. Therefore, an individual control of these voltages should take place. The IAI between the submodules and the BESS offers an additional DOF toward such a direction. A typical cascaded outer voltage/inner current loop can be used for voltage balancing from the battery side, similar to the CHB converter-based photovoltaic unit of [36] and the supercapacitive MMC-based traction system of [37]. This section deals with the dimensioning of the control system for the IAI, whose block diagram is given in Fig. 5.

According to the notations of Fig. 2, the respective transfer functions for the current and voltage are given respectively as

$$G_S^U(s) = \frac{1}{sC_{\text{sm}}}, \quad G_S^I(s) = \frac{1}{sL_f + R_f}. \quad (3)$$

The inner loop controls the average value of the battery current with the regulator $G_R^I(s)$ given by

$$G_R^I(s) = \frac{1 + sT_{nI}}{sT_{iI}}. \quad (4)$$

The battery voltage is added to the output of the regulator for disturbance rejection purposes. The converter and control hardware nonlinearities and delays are modeled by small time constants according to the pseudocontinuous approach with the associated transfer function $G_{pE}(s)$ [38] as

$$G_{pE}(s) = \frac{1}{1 + sT_{pE}}. \quad (5)$$

The external loop controls the submodule capacitor voltage U_{sm}^{kji} to its reference value U_{sm}^* through a PI controller

$$G_R^U(s) = \frac{1 + sT_{nU}}{sT_{iU}}. \quad (6)$$

A precalculated feed-forward current component $I_{ff}^{kji} = P_{\text{Bat}}^{kji} / U_{\text{Bat}}^{kji}$ is added to the output of the regulator for faster response. The latter is based on the power demand of the battery, which is a result of the higher level control functions. In this way, the contribution of the voltage regulator will correspond to a small amount of active power injection in order to compensate for the losses that would cause deviations of the capacitor voltage from its desired value. Since only the average value of the capacitor voltage can be controlled, a low-pass filter has to be added on the voltage measurement of U_{sm}^{kji} in order to reject the low-order harmonic frequency oscillations

$$G_f^U(s) = \frac{1}{1 + sT_f}. \quad (7)$$

The inner current loop is designed according to the magnitude optimum criterion. Therefore, the regulator constants are given as

$$T_{nI} = \frac{L_f}{R_f}, \quad T_{iI} = \frac{2T_{pE}}{R_f}. \quad (8)$$




Fig. 5. Cascaded voltage/current control loop for each of the IAIs.

Subsequently, an equivalent transfer function is considered for the closed-loop current control with a time constant of $T_{cl} = 2T_{pE}$, in order to design the external voltage loop. For the latter, the symmetric optimum criterion for systems with integral behavior is utilized. The gains are specified as

$$T_{nU} = 4(T_f + T_{cl}), T_{iU} = \frac{8(T_f + T_{cl})^2}{C_{sm}}. \quad (9)$$

C. Operation Modes

By exploring Fig. 1, the definition of power flows is at hand. The converter can exchange a specific amount of active and reactive power P_{AC} and Q_{AC} with the three-phase grid, respectively. A fraction of the active power P_{AC} is exchanged with the dc link (P_{DC}) and the rest will be exchanged with the three-phase BESS (P_{Bat}). Evidently, the following relation holds:

$$P_{AC} = P_{DC} - P_{Bat}. \quad (10)$$

The sign of each power component reveals its direction, considering as positive the one defined by the respective signs of Fig. 1 or equivalently by the current arrows in Fig. 3. An explicit decoupled line and circulating current control implies the ability to regulate independently the average dc power from the ac one. By defining ε as the ratio P_{DC}/P_{AC} , (10) can be written as

$$P_{AC} = \varepsilon P_{AC} - P_{Bat} \Leftrightarrow P_{Bat} = P_{AC}(\varepsilon - 1). \quad (11)$$

Defining the quantities P_{AC}^k , P_{DC}^k , and P_{Bat}^k , (11) is valid on a per-phase level, accordingly. The dc part of the circulating current I_{circ0}^k cannot be used to charge/discharge the batteries, as it is physically transferred to the dc link. The latter can be expressed by

$$I_{circ0}^k = \frac{P_{DC}^k}{U_S} = \frac{\varepsilon P_{AC}^k}{U_S}. \quad (12)$$

The ac part of the branch current, however, multiplied with the branch voltage, transfers the continuous power at the output of the submodules. According to the aforementioned considerations, six different operation modes can be distinguished.

Rectifier operation ($P_{AC} < 0$):

- 1) Mode I: $P_{AC} = P_{DC} \Rightarrow P_{Bat} = 0$ (idle);
- 2) Mode II: $|P_{AC}| > |P_{DC}| \Rightarrow P_{Bat} > 0$ (charging);
- 3) Mode III: $|P_{AC}| < |P_{DC}| \Rightarrow P_{Bat} < 0$ (discharging);

Inverter operation ($P_{AC} > 0$):

- 1) Mode IV: $|P_{AC}| < |P_{DC}| \Rightarrow P_{Bat} > 0$ (charging);
- 2) Mode V: $|P_{AC}| > |P_{DC}| \Rightarrow P_{Bat} < 0$ (discharging);
- 3) Mode VI: $P_{AC} = P_{DC} \Rightarrow P_{Bat} = 0$ (idle).




Fig. 6. Simulation results of an MMC-based storage unit for a hypothetical power profile, exploiting all possible operation modes.

In Modes I and VI, the storage system is not used at all, which corresponds to a typical MMC case. Fig. 6 shows the simulation results for the different operation modes of the MMC-based storage unit. The results correspond to a switching-averaged

TABLE I
 MAIN SIMULATION SYSTEM PARAMETERS

Quantity	Value	Comment
S_n	20 kVA	Nom. grid power
\hat{u}_T	230 V	Grid rms phase voltage
N	4	Sub-modules/branch
U_{sm}^{sm}	76.8 V	Nom. battery voltage
$Q_{bat,n}^{sm}$	1.5 Ah	Nom. battery capacity
C_{sm}	2.3 mF	Sub-module capacitance
U_S	800 V	DC-link voltage
L, R	2.3 mH, 0.2 Ω	Branch inductance/resistance
L_T, R_T	4 mH, 0.5 Ω	Grid inductance/resistance

model, where all the closed-loop controllers are in action. The parameters are given in Table I. The integrated BESS behaves according to the load demand and the power flow direction. Therefore, it will charge or discharge, in order to meet the active power balance condition of (10). Moreover, it is clear that the average battery current contains a purely continuous component. In addition, the submodule voltage is not affected by the respective variations of the battery voltage. It is noted that the figures depicting the submodule and battery magnitudes consist of 24 waveforms each, which perfectly coincide due to their symmetric operation.

Up to now, an ideal condition of the balanced SoC operation and power consumption between the submodules, branches, and phases of the MMC was considered. However, different factors can lead to divergence of the battery SoCs. Throughout the next sections, the respective balancing control problems will be identified and solved by means of topology-specific DOF exploitation.

III. INDIVIDUAL POWER CONTROL

A. Submodule Power Control

The term individual submodule power control refers to the capability of absorbing or injecting different amounts of active power between the submodules of a converter branch. Fig. 7 shows an equivalent circuit of one converter branch. The submodule outputs have been decoupled from their respective inputs. On the ac side, the same current flows through the equivalent voltage sources, which are in series with the fictive split of the branch inductor L and resistance R . This means that in order to change the amount of the absorbed or injected power flow by each dc side, the controlled AC submodule voltage has to be changed. This is done by a respective adaptation of the modulation reference for each submodule. A power ratio factor β_{kji} is therefore introduced [39] as

$$\beta_{kji} = \frac{\bar{U}_{sm}^{kji} \bar{I}_{sm}^{kji}}{\sum_{i=1}^N \bar{U}_{sm}^{kji} \bar{I}_{sm}^{kji}} = \frac{P_{sm}^{kji}}{\sum_{i=1}^N P_{sm}^{kji}} \quad \text{with} \quad \sum_{i=1}^N \beta_{kji} = 1. \quad (13)$$

The desired pulse width modulation-controlled branch voltage u_k^j is a result of the high-level line and circulating current controllers. By multiplying the latter with its respective power ratio factor β_{kji} , the total branch active power can be distributed in a desired manner within the different submodules.




Fig. 7. Equivalent circuit for a decoupled power flow formulation, taking the upper (u) branch of the k th converter phase as an example.

B. Phase Power Control

The case of phase power control implies the ability to handle different amounts of active power components from each converter phase without affecting the three-phase grid currents. Similar to a CHB converter with star configuration, the MMC offers the possibility of freely choosing the common-mode voltage u_{cm} , which is shown in Fig. 3. Such an action enables the circulation of power within the converter phases, while keeping the total three-phase power transfer unaffected. Similar to its introduction by the authors in [40] and [41] for a STATCOM application and its use by the authors in [26] and [28] for a CHB-BESS, this paper tailors the concept for the MMC case. Grid unbalances are also taken into account for the derivation of the mathematical expressions.

The three-phase voltage and current quantities can be modeled by means of symmetrical components, where the superscripts p and n denote the positive and negative sequences, respectively. In order to achieve a constant power term associated with the common-mode voltage, the latter has to oscillate with the fundamental converter frequency. The k th converter phase voltage can be written as

$$u_k = \hat{u}_V^p \cos\left(\omega t + \phi_u^p - \frac{2\pi(m-1)}{3}\right) + \hat{u}_V^n \cos\left(\omega t + \phi_u^n + \frac{2\pi(m-1)}{3}\right) + \hat{u}_{cm} \cos(\omega t + \phi_{cm}) \quad (14)$$

where $m = 1, 2, 3$. The quantity ϕ_u^p can be set to zero, assuming that the control system is synchronized with the positive sequence voltage u_V^p . The k th phase current can also be expressed through the use of the symmetrical components as

$$i_{Tk} = \hat{i}_T^p \cos\left(\omega t + \phi_i^p - \frac{2\pi(m-1)}{3}\right)$$

$$+ \hat{i}_T^n \cos \left(\omega t + \phi_i^n + \frac{2\pi(m-1)}{3} \right). \quad (15)$$

The product of the voltage with the current in each converter phase gives the associated phase power components. Only the constant and not the oscillating terms are of interest and are obtained for phases a and b as

$$\begin{aligned} P_{\text{ph}}^a &= \underbrace{U_S I_{\text{circ}0}^a}_{P_{\text{dc}}^a} - \frac{\hat{u}_{\text{cm}} \hat{i}_T^p}{2} \cos(\phi_{\text{cm}} - \phi_i^p) \\ &\quad - \frac{\hat{u}_{\text{cm}} \hat{i}_T^n}{2} \cos(\phi_{\text{cm}} - \phi_i^n) - \frac{\hat{u}_V^p \hat{i}_T^n}{2} \cos \phi_i^n \\ &\quad - \frac{\hat{u}_V^n \hat{i}_T^p}{2} \cos(\phi_u^n - \phi_i^p) \\ &\quad - \underbrace{\frac{\hat{u}_V^p \hat{i}_T^p}{2} \cos \phi_i^p - \frac{\hat{u}_V^n \hat{i}_T^n}{2} \cos(\phi_u^n - \phi_i^n)}_{\bar{P}_{3\text{ph}}} \end{aligned} \quad (16)$$

$$\begin{aligned} P_{\text{ph}}^b &= \underbrace{U_S I_{\text{circ}0}^b}_{P_{\text{dc}}^b} - \frac{\hat{u}_{\text{cm}} \hat{i}_T^p}{2} \cos \left(\phi_{\text{cm}} - \phi_i^p - \frac{4\pi}{3} \right) \\ &\quad - \frac{\hat{u}_{\text{cm}} \hat{i}_T^n}{2} \cos \left(\phi_{\text{cm}} - \phi_i^n - \frac{2\pi}{3} \right) - \frac{\hat{u}_V^p \hat{i}_T^n}{2} \cos \left(\phi_i^n - \frac{2\pi}{3} \right) \\ &\quad - \frac{\hat{u}_V^n \hat{i}_T^p}{2} \cos \left(\phi_u^n - \phi_i^p - \frac{2\pi}{3} \right) \\ &\quad - \underbrace{\frac{\hat{u}_V^p \hat{i}_T^p}{2} \cos \phi_i^p - \frac{\hat{u}_V^n \hat{i}_T^n}{2} \cos(\phi_u^n - \phi_i^n)}_{\bar{P}_{3\text{ph}}}. \end{aligned} \quad (17)$$

For the definition of u_{cm} the two expressions are adequate, since the third phase is not forming an independent equation:

$$\begin{cases} \underbrace{P_{\text{Bat}}^a - P_{\text{ph}}^{a*} - \alpha_1}_{\Delta P_{\text{ph}}^a} = \hat{u}_{\text{cm}} \alpha_2 \cos \phi_{\text{cm}} + \hat{u}_{\text{cm}} \alpha_3 \sin \phi_{\text{cm}} \\ \underbrace{P_{\text{Bat}}^b - P_{\text{ph}}^{b*} - \beta_1}_{\Delta P_{\text{ph}}^b} = \hat{u}_{\text{cm}} \beta_2 \cos \phi_{\text{cm}} + \hat{u}_{\text{cm}} \beta_3 \sin \phi_{\text{cm}}. \end{cases} \quad (18)$$

The coefficients α_{1-3} and β_{1-3} are the functions of the phase voltage and current positive and negative sequence components are given as

$$\begin{aligned} \alpha_1 &= \frac{\hat{u}_V^p \hat{i}_T^n}{2} \cos \phi_i^n + \frac{\hat{u}_V^n \hat{i}_T^p}{2} \cos(\phi_u^n - \phi_i^p) \\ \alpha_2 &= \frac{\hat{i}_T^p}{2} \cos \phi_i^p + \frac{\hat{i}_T^n}{2} \cos \phi_i^n, \quad \alpha_3 = \frac{\hat{i}_T^p}{2} \sin \phi_i^p + \frac{\hat{i}_T^n}{2} \sin \phi_i^n \\ \beta_1 &= \frac{\hat{u}_V^p \hat{i}_T^n}{2} \cos \left(\phi_i^n - \frac{2\pi}{3} \right) + \frac{\hat{u}_V^n \hat{i}_T^p}{2} \cos \left(\phi_u^n - \phi_i^p - \frac{2\pi}{3} \right) \\ \beta_2 &= \frac{\hat{i}_T^p}{2} \cos \left(\phi_i^p + \frac{4\pi}{3} \right) + \frac{\hat{i}_T^n}{2} \cos \left(\phi_i^n + \frac{2\pi}{3} \right) \end{aligned}$$

$$\beta_3 = \frac{\hat{i}_T^p}{2} \sin \left(\phi_i^p + \frac{4\pi}{3} \right) + \frac{\hat{i}_T^n}{2} \sin \left(\phi_i^n + \frac{2\pi}{3} \right).$$

The solution to the system is given similar to that in [40] by

$$\begin{aligned} \phi_{\text{cm}} &= \arctan \left(\frac{\Delta P_{\text{ph}}^a \beta_{2S} - \Delta P_{\text{ph}}^b \alpha_{2S}}{\Delta P_{\text{ph}}^b \alpha_{3S} - \Delta P_{\text{ph}}^a \beta_{3S}} \right) \\ \hat{u}_{\text{cm}} &= \frac{\Delta P_{\text{ph}}^a}{\alpha_{2S} \cos \phi_{\text{cm}} + \alpha_{3S} \sin \phi_{\text{cm}}}. \end{aligned} \quad (19)$$

For a balanced three-phase system, where no negative sequence component exists and therefore $\alpha_1 = \beta_1 = 0$, the solution becomes

$$\begin{aligned} \phi_{\text{cm}} &= \phi_i^p - \theta = \phi_i^p - \arctan \left[\frac{2\Delta P_{\text{ph}}^b / \Delta P_{\text{ph}}^a + 1}{\sqrt{3}} \right] \\ \hat{u}_{\text{cm}} &= -\frac{2\Delta P_{\text{ph}}^a}{\hat{i}^p \cos \theta}. \end{aligned} \quad (20)$$

C. Branch Power Control

A third balancing direction exists in the MMC case. It regards the two branches within the same phase leg, which is also shown in Fig. 1. A power transfer between the two branches should take place, without however disturbing either the ac or the dc sides. Such an action is possible through the injection of a circulating current component with a fundamental frequency and the same angle with the phase voltage [18], [42]. The constant power difference between the two branches of the same k th phase leg will then become as follows:

$$\begin{aligned} \Delta P_{\text{br}}^k &= -\hat{i}_{\text{bal}}^k \hat{u}_V - \hat{i}_{\text{bal}}^k \hat{u}_{\text{cm}} \cos \phi_{\text{cm}} \\ &= -\hat{i}_{\text{bal}}^k (\hat{u}_V + \hat{u}_{\text{cm}} \cos \phi_{\text{cm}}). \end{aligned} \quad (21)$$

Therefore for a given amount of power difference ΔP_{br}^k between the branches of the same phase leg, a circulating current amplitude is associated as

$$\hat{i}_{\text{bal}}^k = -\frac{\Delta P_{\text{br}}^k}{(\hat{u}_V + \hat{u}_{\text{cm}} \cos \phi_{\text{cm}})}. \quad (22)$$

This action implies that if different amounts of balancing powers are needed within the three phase legs, different ac circulating currents will be injected and therefore the dc-link current will no longer be a pure dc. This is something not acceptable when used for a SoC-balancing control, given the fact that the time that the injection lasts will be in the order of minutes, due to the high battery time constant. Therefore and according to [18], for each phase-leg circulating current injection, a respective injection in the other two phases should take place. The other two components will be orthogonal to the phase voltages, in order to deliver only reactive power to the legs. In addition, their amplitude should be chosen, so as to cancel out between the three phases and not cause any ac components to the dc link. The final branch balancing circulating currents can be therefore chosen

as

$$\begin{pmatrix} i_{\text{bal}}^a \\ i_{\text{bal}}^b \\ i_{\text{bal}}^c \end{pmatrix} = \begin{pmatrix} \cos \omega t & -\frac{1}{\sqrt{3}} \sin \omega t & \frac{1}{\sqrt{3}} \sin \omega t \\ \frac{1}{\sqrt{3}} \sin \left(\omega t - \frac{2\pi}{3} \right) & \cos \left(\omega t - \frac{2\pi}{3} \right) & -\frac{1}{\sqrt{3}} \sin \left(\omega t - \frac{2\pi}{3} \right) \\ -\frac{1}{\sqrt{3}} \sin \left(\omega t + \frac{2\pi}{3} \right) & \frac{1}{\sqrt{3}} \sin \left(\omega t + \frac{2\pi}{3} \right) & \cos \left(\omega t + \frac{2\pi}{3} \right) \end{pmatrix} \begin{pmatrix} \hat{i}_{\text{bal}}^a \\ \hat{i}_{\text{bal}}^b \\ \hat{i}_{\text{bal}}^c \end{pmatrix}. \quad (23)$$

D. Operation Under Grid Unbalances

When a voltage unbalance occurs in the three-phase ac side and the currents are controlled to be perfectly symmetrical (negative sequence-free), each phase cannot provide the same amount of active power. In the MMC-BESS case, this would mean that the batteries can no longer be charged or discharged with the same rate, something that would cause an unbalance in the battery SoCs. In order to avoid this, a common-mode voltage injection can take place with the objective of keeping a constant power flow throughout the three converter phase legs. It is noted that a grid unbalance does not affect the power distribution between the branches of the same phase leg [44].

The simulation results for such a scenario are illustrated in Fig. 8. Initially, the system is operating in symmetrical conditions and each phase absorbs the same amount of active power. At $t = 20$ ms, a phase-to-ground fault takes place with a severity of 50% phase loss. The three-phase currents are controlled to be perfectly symmetrical through the use of two control loops in the rotating reference frame, in conjunction with a Decoupled Synchronous Reference Frame algorithm for symmetrical component identification and synchronization with the three-phase unbalanced network [43]. When no common-mode voltage component is used, the three phases obviously deliver different amounts of mean active powers. At $t = 70$ ms, the injection of u_{cm} takes place according to (19), making the three-phase delivered powers converge to the same value.

It is noted that such an action is preferable when the target is to avoid the SoC unbalance within the phases. However, the dc-link power in such a case remains unaffected and obviously reduced because of the network asymmetry. Alternatively, it can be chosen to use the BESS of a certain phase to cover a dc power demand, when the ac grid cannot support it during a faultly condition.

IV. SOC BALANCING

The concepts developed in the previous section can be utilized for achieving the balancing of the battery SoCs in a closed-loop manner. In order to achieve this, the explicit transfer functions




Fig. 8. Simulation results from a battery charging mode under unbalanced grid conditions for the MMC-BESS case: Three-phase grid voltages and respective currents, converter phase components, as well as instantaneous absorbed powers with their respective mean values.

relating the SoC with the amount of charging/discharging power need to be derived. The SoCs can be modeled as first-order systems with integral behavior. Assuming a submodule battery nominal capacity of $Q_{\text{bat},n}^{\text{sm}}$ and nominal voltage of $U_{\text{bat},n}^{\text{sm}}$, the respective transfer functions for the submodule, phase and branch directions are obtained as

$$\text{SoC}_{\text{sm}} = \frac{i_{\text{bat}}^{\text{sm}} \cdot 100}{s \cdot Q_{\text{bat},n}^{\text{sm}}} = \frac{p_{\text{bat}}^{\text{sm}} \cdot 100}{s \cdot U_{\text{bat},n}^{\text{sm}} Q_{\text{bat},n}^{\text{sm}}} = \frac{p_{\text{bat}}^{\text{sm}} \cdot 100}{s \cdot E_{\text{bat},n}^{\text{sm}}} \quad (24)$$

$$\text{SoC}_{\text{ph}} = \frac{p_{\text{bat}}^{\text{ph}} \cdot 100}{s \cdot E_{\text{bat},n}^{\text{ph}}} = \frac{p_{\text{bat}}^{\text{ph}} \cdot 100}{s \cdot 2N E_{\text{bat},n}^{\text{sm}}} \quad (25)$$

$$\text{SoC}_{\text{br}} = \frac{p_{\text{bat}}^{\text{br}} \cdot 100}{s \cdot E_{\text{bat},n}^{\text{br}}} = \frac{p_{\text{bat}}^{\text{br}} \cdot 100}{s \cdot N E_{\text{bat},n}^{\text{sm}}}. \quad (26)$$

In all three cases, the SoC is a percentage (%), and the battery nominal energy $E_{\text{bat},n}^{\text{sm}}$ is expressed in $(\text{W} \cdot \text{s})$.




Fig. 9. Block diagrams for (a) submodule, (b) phase, and (c) branch balancing of battery SoCs.

The required active powers of the SoC balancing can be calculated utilizing a proportional controller, such as in the active symmetrization concept presented in [45]. Fig. 9 presents the block diagrams used for the control system design. By setting a desired rise time t_r for the closed-loop control system, the gains are calculated as a function of the nominal submodule battery energy storage $E_{bat,n}^{sm}$, which represents the plant time constant

$$k_p^{sm} = \frac{E_{bat,n}^{sm}}{100 \cdot t_r^{sm}} \ln 9, \quad k_p^{ph} = \frac{2N E_{bat,n}^{sm}}{100 \cdot t_r^{ph}} \ln 9 \quad \text{and} \quad (27)$$

$$k_p^{br} = \frac{N E_{bat,n}^{sm}}{100 \cdot t_r^{br}} \ln 9.$$

Fig. 9 reveals that the submodule, phase and branch powers will consist of two terms: the main power contribution, which is common for all submodules/phases/branches and does not contribute to the unbalance, as well as the balancing power term, which is the result of the closed-loop control. The total SoC will be a result of both terms. It is noted that the sum of all balancing terms in all three directions will have to be zero, in order not to affect the global power transfer. Finally, the rise times are set higher than a respective capacitor voltage balancing loop, as dictated by the significant difference in the system time constants.

A. Limitations on Gain Selection

The SoC-balancing controller gains have to follow certain constraints, which are linked to the operation and ratings of the converter. These limitations are established in this section. For sake of simplicity, only balanced grid conditions are assumed.

Initially, the phase balancing loop is examined. The maximum achievable common-mode voltage defines the amount of balancing power ΔP_{ph}^{max} that can be utilized for the balancing. This limitation is directly related to the dimensioned branch blocking voltage u_{br}^{dim} , where the tolerated submodule capacitor voltage variation $k_{\Delta v}$ has to be taken into account [31]. This

can be expressed as

$$u_{br}^{dim} \geq k_{\Delta v} (U_S/2 + u_T^{max} + u_{cm}^{max}) \stackrel{(20)}{\Leftrightarrow} \frac{2\Delta P_{ph}^{max}}{\hat{i}_T^p \cos x}$$

$$\leq \frac{N u_{sm}^{dim}}{k_{\Delta v}} - U_S/2 - u_T^{max} \stackrel{(27)}{\Leftrightarrow}$$

$$\Leftrightarrow \frac{4N E_{bat,n}^{sm} \Delta \text{SoC}_{ph}^{max} \ln 9}{100 \cdot t_r^{ph}}$$

$$\leq \left(\frac{N u_{sm}^{dim}}{k_{\Delta v}} - U_S/2 - u_T^{max} \right) \hat{i}_T^p \cos x,$$

$$x = \arctan \left[\frac{2 \left(\frac{\Delta \text{SoC}_{ph}^{k+1}}{\Delta \text{SoC}_{ph}^{k,max}} \right) + 1}{\sqrt{3}} \right]. \quad (28)$$

Taking phase a as a reference and assuming that the maximum SoC variations are shared between phases a and c with the same value and opposite signs, $\Delta \text{SoC}_{ph}^{k+1}$ of phase b will be zero (since $\sum \Delta \text{SoC}_{ph}^k = 0$). Therefore, x can be approximated as having the worst case value of $\arctan(1/\sqrt{3}) = \pi/6$. The latter leads to the definition of a minimum rise time t_r^{ph} of

$$t_r^{ph} \geq \frac{8N E_{bat,n}^{sm} \Delta \text{SoC}_{ph}^{max} k_{\Delta v} \ln 9}{100\sqrt{3} \hat{i}_T^p [N u_{sm}^{dim} - k_{\Delta v} (U_S/2 + u_T^{max})]}. \quad (29)$$

In addition, each branch cannot provide negative voltages. That means that a second constraint should be posed regarding the minimum branch voltage value, which should not fall below zero. This is formulated as follows:

$$\frac{U_S}{2} - u_T^{max} - u_{cm}^{max} \geq 0 \Leftrightarrow u_{cm}^{max} \leq \frac{U_S}{2} - u_T^{max}$$

$$\Leftrightarrow \frac{8N E_{bat,n}^{sm} \Delta \text{SoC}_{ph}^{max} \ln 9}{100\sqrt{3} \hat{i}_T^p t_r^{ph}} \leq U_S/2 - u_T^{max} \quad (30)$$

giving therefore the second limitation as

$$t_r^{ph} \geq \frac{8N E_{bat,n}^{sm} \Delta \text{SoC}_{ph}^{max} \ln 9}{100\sqrt{3} \hat{i}_T^p (U_S/2 - u_T^{max})}. \quad (31)$$

Therefore, the rise time is proportional to the battery nominal energy as well as the tolerated maximum SoC error. However, it is inversely proportional to the maximum current, which means that the maximum achievable balancing power is limited in lower currents.

The constraint for the submodule SoC-balancing control is related to overmodulation. The branch voltage is weighted with the ratio factor β_{kji} , which is related to the sum of the submodule mean power $P_{Bat}^k/2N$ with the respective balancing action ΔP_{sm}^{kji} , as shown in Fig. 9(a). This can be finally expressed as

$$\beta_{kji} u_{br}^{max} \leq U_{sm}^{min} \Leftrightarrow \frac{P_{Bat}^k}{2N} + \frac{\Delta P_{sm}^{max}}{P_{Bat}^k} u_{br}^{max} \leq U_{sm}^{min}$$

$$\Leftrightarrow \left(\frac{1}{N} + \frac{2\Delta P_{sm}^{max}}{P_{Bat}^k} \right) \leq \frac{U_{sm}^{min}}{u_{br}^{max}}$$

$$\begin{aligned} \Leftrightarrow \Delta P_{sm}^{\max} &\leq \frac{P_{Bat}^k}{2} \left(\frac{U_{sm}^{\min}}{u_{br}^{\max}} - \frac{1}{N} \right) \\ (27) \Leftrightarrow \frac{E_{bat,n}^{sm} \Delta \text{SoC}_{sm}^{\max} \ln 9}{100 \cdot t_r^{sm}} &\leq \frac{P_{Bat}^k (NU_{sm}^{\min} - u_{br}^{\max})}{2Nu_{br}^{\max}} \end{aligned} \quad (32)$$

leading to a minimum rise time of

$$\begin{aligned} t_r^{sm} &\geq \frac{2Nu_{br}^{\max} E_{bat,n}^{sm} \Delta \text{SoC}_{sm}^{\max} \ln 9}{P_{Bat}^k (NU_{sm}^{\min} - u_{br}^{\max}) 100} \\ &= \frac{2Nu_{br}^{\max} E_{bat,n}^{sm} \Delta \text{SoC}_{sm}^{\max} \ln 9}{P_{Bat}^k [N(1 - k_u) \bar{U}_{sm} - u_{br}^{\max}] 100} \end{aligned} \quad (33)$$

where k_u is the allowed voltage ripple on the submodule capacitor voltage and $u_{br}^{\max} = U_S/2 + u_T^{\max} + u_{cm}^{\max}$.

In this case, a faster balancing can be achieved with a higher amount of absorbed submodule power $P_{Bat}^k/2N$. Another way to avoid overmodulation is to control the mean value of the submodule capacitor voltages \bar{U}_{sm} at a higher value, which means however an increase in the required installed capacitive energy.

Finally, the limitation of the branch SoC-balancing loop should be established. Since it regards a circulating current injection, it is limited by the respective rating of the semiconductors in the converter branches. Considering all different components, the branch current can be expressed as

$$\begin{aligned} i_{br} &= \frac{\hat{v}_T^p}{2} \cos(\omega t + \phi_i^p) + \frac{I_S}{3} + \hat{i}_{circ,2} \cos(2\omega t + \phi_i^p) \\ &\quad + \hat{i}_{bal}^k \cos \omega t + \frac{1}{\sqrt{3}} \left(\hat{i}_{bal}^{k+2} - \hat{i}_{bal}^{k+1} \right) \sin \omega t. \end{aligned} \quad (34)$$

Considering the worst case, i.e., that all three phases are experiencing the maximum SoC error between their upper and lower branches, the following inequality should hold for the dimensioned branch current:

$$\begin{aligned} i_{br}^{\dim} &\geq \hat{i}_T^p \left(\frac{1}{2} \cos(\omega t + \phi_i^p) + \frac{\varepsilon}{4} \cos \phi_i^p + \frac{1}{4} \cos(2\omega t + \phi_i^p) \right) \\ &\quad + \frac{NE_{bat,n}^{sm} \ln 9}{100 \cdot t_{br}^{sm}} \left[\frac{\Delta \text{SoC}_{br}^{k,\max}}{(\hat{u}_V + \hat{u}_{cm} \cos \phi_{cm})} \cos \omega t \right. \\ &\quad + \frac{1}{\sqrt{3}} \left(\frac{\Delta \text{SoC}_{br}^{k+2,\max}}{(\hat{u}_V + \hat{u}_{cm} \cos(\phi_{cm} - \frac{2\pi}{3}))} \right. \\ &\quad \left. \left. - \frac{\Delta \text{SoC}_{br}^{k+1,\max}}{(\hat{u}_V + \hat{u}_{cm} \cos(\phi_{cm} + \frac{2\pi}{3}))} \right) \sin \omega t \right]. \end{aligned} \quad (35)$$

It is clear that the phase balancing SoC loop is interacting with the branch balancing one through the appeared injection

of the common-mode voltage component u_{cm} . In addition the ratio ε , which defines the value of I_{circ0} , has an impact on the branch current peak value. A generalized analytical solution is therefore not straightforward. Instead, a numerical evaluation can be performed in order to specify the minimum rise time of the loop. The respective equation is obtained as (36), at the bottom of the page.

Some remarks can be therefore made. Relation (33) reveals that a common-mode voltage increase limits the amount of active power that can be absorbed or injected from each submodule for balancing purposes. Moreover, the branch average power $P_{Bat}^k/2$ is a function of the current angle ϕ_i^p as well as the power ΔP_{ph}^k needed for the phase SoC balancing. This is a constraint, which should be also taken into account during the design process. In general, the phase balancing control loop has an effect on the submodule balancing one, implying that the latter should be chosen with a lower bandwidth, leading therefore to $t_r^{ph} < t_r^{sm}$. Moreover and in order to achieve independence from the global current control as well as power transfer, the relations $\sum \Delta P_{ph}^k = \sum \Delta P_{sm}^{kji} = 0$ should hold. This can be also guaranteed through the use of $(N - 1)$ controllers/branch for the submodule as well as two controllers for the phase SoC-balancing loops.

Finally, it is noted that the established limitations in (31) and (33) can be utilized for adaptive gain calculation in cases of operating point changes, as already mentioned for (36).

B. Simulation Results

The final overall system control block diagram of the MMC-BESS system is illustrated in Fig. 10. All different utilized control systems and variables are depicted according to the considerations made throughout the previous sections. It is noted that the SoC-balancing controllers will not have any contribution to the system once the batteries are perfectly balanced, as already assumed for the results of Fig. 6.

The proposed SoC-balancing control strategy has been tested in simulations and the results are shown in Fig. 11. All battery packs have been initialized with an arbitrary SoC and the maximum difference reaches up to 22.5%. A battery charging procedure until $t = 250$ s is followed by a respective discharging. The convergence of the submodule, phase, and branch SoCs is evident. The common-mode voltage as well as the balancing circulating currents are also fading out as the respective phase and branch SoC deviations tend asymptotically to zero. The unequal power distribution to the batteries for balancing purposes is depicted on the battery currents of Fig 11(a). In Fig. 11(d), it is shown that the dc-link current will not be affected by the branch balancing circulating currents, due to the respective reactive injection in the other two phases. Therefore, it will bear only a dc component.

$$t_{br} \geq \max \left\{ \frac{NE_{bat,n}^{sm} \ln 9}{100} \left[\frac{\Delta \text{SoC}_{br}^{k,\max}}{(\hat{u}_V + \hat{u}_{cm} \cos \phi_{cm})} \cos \omega t + \frac{1}{\sqrt{3}} \left(\frac{\Delta \text{SoC}_{br}^{k+2,\max}}{(\hat{u}_V + \hat{u}_{cm} \cos(\phi_{cm} - \frac{2\pi}{3}))} - \frac{\Delta \text{SoC}_{br}^{k+1,\max}}{(\hat{u}_V + \hat{u}_{cm} \cos(\phi_{cm} + \frac{2\pi}{3}))} \right) \sin \omega t \right] \right\} \quad (36)$$




Fig. 10. Overall system control block diagram.




Fig. 11. Simulation results for the MMC-based storage unit: (a) Individual battery SoCs and respective currents during converter-balancing action. (b), (c), (d) Time-domain convergence of the submodule, phase, and branch SoC-balancing regulators. Closed-loop rise times have been set to $t_r^{sm} = 400$ s, $t_r^{ph} = 300$ s and $t_r^{br} = 350$ s.




Fig. 12. MMC phase leg with the integrated BESS.

In the presented concept of voltage control through the dc/dc conversion stage, the average submodule voltages can be kept constant throughout the whole balancing operation. This is an advantage over proposed concepts of direct submodule/battery interface [25], [26]. The latter implies an inevitable submodule voltage dependence on the battery SoC, which can lead to significant variations according to the utilized electrochemical technology.

V. EXPERIMENTAL RESULTS

A reduced-scale prototype has been implemented, in order to test experimentally the basic functionalities of the studied system. A single phase leg of 4-kVA nominal power has been designed and constructed so far, which consists of eight sub-modules with split BESSs. This is illustrated in Fig. 12. Each submodule consists of four switches, giving the user the option between a half-bridge or full-bridge configuration, as well as a capacitor with a respective voltage measurement. The buck converters (IAIs) comprise a half-bridge with a filter inductor, and provide the measurements of the battery current and voltage. Both the submodules and the IAIs are mounted in a rack, whose backplanes carry all gate signals, measurements, and power supplies. The batteries are also placed in the same rack. The utilized packs are of LiFePO₄ 25.6 V/3 Ah technology [46]. The embedded BMS of each pack protects the battery from short circuits, under- and over-voltages. However, it does not provide cell-balancing functions or estimation for the SoC of the pack. Therefore, the purpose of the prototype is to test the basic control/modulation functions and operating modes rather than implementing the SoC-balancing algorithms developed in the previous section.

The converter control is carried out in a custom hardware platform, namely the MMCbox, whose design and features resemble the one of [47]. All hardware components are connected to a backplane and communicate via a common parallel bus. The communication is supervised by a central microcontroller-based unit programmed in C. The latter executes all the high-




Fig. 13. Schematic of the experimental setup circuit configuration.




Fig. 14. Experimental results for a discharging procedure of the batteries in the inverting operation, corresponding to Mode V: Upper branch quantities.

level control tasks and sends the calculated duty cycles to the slave VHDL-programmed FPGA-based boards. A modularized concept is followed with one FPGA card/phase leg, therefore in this case only one is used. This is responsible for producing the firing signals and retrieving the necessary measurements from the converter, i.e., the submodule voltages as well as the battery currents/voltages. In addition, it is in charge of ensuring the converter protection, in cases where overvalues are detected. An additional FPGA-based board has been designed for the retrieval of external converter measurements, such as dc link and grid voltages as well as to control the relays used for converter precharging and discharging operations.

For the performed test, the phase leg is connected to a fixed voltage source on the dc-link side and to an inductive/resistive passive load on the ac side. The circuit configuration is shown in Fig. 13 along with the main system parameters. Fig. 14 illustrates the resulted magnitudes of the upper branch. The circulating current is controlled to comprise an almost zero dc component, therefore most of the power will be delivered to the load by the batteries. This corresponds to operating Mode V, as explained in




Fig. 15. Experimental results for a discharging procedure of the batteries in the inverting operation, corresponding to Mode V: Battery magnitudes.

Section II. The carriers of the submodule modulators are phase-shifted in order to obtain the five-level voltage waveform u_u . Finally, the submodule capacitor voltages are perfectly balanced due to their active control from the battery side through the IAIs.

A detail of the battery currents and voltages is depicted in Fig. 15. The currents contain only the switching-related ripple but no low-frequency components. The difference of the battery voltages according to their SoC has no effect on the upper branch voltage waveform, which is an advantage of their decoupling from the submodules. In this test, the same battery current reference is set for all IAIs. This implies a different amount of injected power due to the respective difference of the battery voltages. The latter is handled effectively by the individual submodule power control. It is noted that larger active power differences between the submodules would lead to more visible differences on their capacitor voltage ripples, due to the different respective current variations.

VI. CONCLUSION

This paper has investigated the operation and control of a MMC-based storage unit with split accumulation. The batteries have been interfaced to the converter submodules by means of nonisolated dc/dc converters. The latter offer an additional DOF for the capacitor voltage control from the battery side. The ways to control the active power flows in all directions within the converter have been studied. The submodule, phase, and branch battery SoCs have been modeled in a straightforward manner and three types of loops have been designed in order to achieve their balancing. The gain limitations have been established and all analytical developments have been verified by simulations for several expected modes of operation, including grid unbalances. The development of a low-scale prototype has been described and experimental results have been presented validating the basic control functions of such a converter structure.

ACKNOWLEDGMENT

The authors would like to thank EOS Holding, Switzerland, for the financial support of this research project.

REFERENCES

- [1] A. Lesnicar and R. Marquardt, "A new modular voltage source inverter topology," in *Proc. 10th Eur. Conf. Power Electron. Appl.*, Toulouse, France, Sep. 2–4, 2003.
- [2] R. Marquardt, "Modular multilevel converter: An universal concept for HVDC-Networks and extended DC-Bus-applications," in *Proc. Int. Power Electron. Conf.*, Jun. 21–24, 2010, pp. 502–507.
- [3] M. Glinka and R. Marquardt, "A new AC/AC multilevel converter family," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 662–669, Jun. 2005.
- [4] L. Baruschka and A. Mertens, "A new three-phase AC/AC modular multilevel converter with six branches in hexagonal configuration," *IEEE Trans. Ind. Appl.*, vol. 49, no. 3, pp. 1400–1410, May/Jun. 2013.
- [5] A. J. Korn, M. Winkelkemper, P. Steimer, and J. W. Kolar, "Direct modular multi-level converter for gearless low-speed drives," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, Aug. 30–Sep. 1, 2011, pp. 1–7.
- [6] S. Kenzelmann, A. Rufer, M. Vasiladiotis, D. Dujic, F. Canales, and Y. R. de Novaes, "A versatile DC–DC converter for energy collection and distribution using the modular multilevel converter," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, Aug. 30/Sep. 1, 2011, pp. 1–10.
- [7] S. Allebrod, R. Hamerski, and R. Marquardt, "New transformerless, scalable modular multilevel converters for HVDC-transmission," *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 15–19, 2008, pp. 174–179.
- [8] M. Saeedifard and R. Iravani, "Dynamic performance of a modular multilevel back-to-back HVDC system," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2903–2912, Oct. 2010.
- [9] X. Li, Q. Song, W. Liu, H. Rao, S. Xu, and L. Li, "Protection of non-permanent faults on DC overhead lines in MMC-Based HVDC systems," *IEEE Trans. Power Del.*, vol. 28, no. 1, pp. 483–490, Jan. 2013.
- [10] Q. Song, W. Liu, X. Li, H. Rao, S. Yu, and L. Li, "A steady-state analysis method for a modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3702–3713, Aug. 2013.
- [11] M. Hiller, D. Krug, R. Sommer, and S. Rohner, "A new highly modular medium voltage converter topology for industrial drive applications," in *Proc. 13th Eur. Conf. Power Electron. Appl.*, Sep. 8–10, 2009, pp. 1–10.
- [12] M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786–1799, Jul. 2010.
- [13] M. Winkelkemper, A. Korn, and P. Steimer, "A modular direct converter for transformerless rail interties," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jul. 4–7, 2010, pp. 562–567.
- [14] M. Vasiladiotis, S. Kenzelmann, N. Cherix, and A. Rufer, "Power and DC link voltage control considerations for indirect AC/AC modular multilevel converters," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, Aug. 30–Sep. 1, 2011, pp. 1–10.
- [15] M. Hagiwara, R. Maeda, and H. Akagi, "Control and analysis of the modular multilevel cascade converter based on double-star chopper-cells (MMCC-DSCC)," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1649–1658, Jun. 2011.
- [16] A. Korn, M. Winkelkemper, and P. Steimer, "Low output frequency operation of the modular multi-level converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 12–16, 2010, pp. 3993–3997.
- [17] M. A. Pérez and J. Rodríguez, "Generalized modeling and simulation of a modular multilevel converter," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 27–30, 2011, pp. 1863–1868.
- [18] P. Munch, D. Gorges, M. Izak, and S. Liu, "Integrated current control, energy control and energy balancing of modular multilevel converters," in *Proc. 36th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 7–10, 2010, pp. 150–155.
- [19] J. Kolb, F. Kammerer, and M. Braun, "Straight forward vector control of the modular multilevel converter for feeding three-phase machines over their complete frequency range," in *Proc. 37th Ann. Conf. IEEE Ind. Electron. Soc.*, Nov. 7–10, 2011, pp. 1596–1601.
- [20] N. Cherix, M. Vasiladiotis, and A. Rufer, "Functional modeling and energetic macroscopic representation of modular multilevel converters," in *Proc. 15th Int. Power Electron. Motion Control Conf.*, Sep. 4–6, 2012, pp. 1–8.
- [21] Q. Tu, Z. Xu, Y. Chang, and L. Guan, "Suppressing DC voltage ripples of MMC-HVDC under unbalanced grid conditions," *IEEE Trans. Power Del.*, vol. 27, no. 3, pp. 1332–1338, Jul. 2012.

- [22] M. Guan and Z. Xu, "Modeling and control of a modular multilevel converter-based HVDC system under unbalanced grid conditions," *IEEE Trans. Power Electron.*, vol. 27, no. 12, pp. 4858–4867, Dec. 2012.
- [23] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Modulation, losses, and semiconductor requirements of modular multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2633–2642, Aug. 2010.
- [24] K. Ilves, A. Antonopoulos, S. Norrga, and H.-P. Nee, "A new modulation method for the modular multilevel converter allowing fundamental switching frequency," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3482–3494, Aug. 2012.
- [25] L. Maharjan, T. Yamagishi, and H. Akagi, "Active-Power control of individual converter cells for a battery energy storage system based on a multilevel cascaded PWM converter," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1099–1107, Mar. 2012.
- [26] L. Maharjan, S. Inoue, H. Akagi, and J. Asakura, "State-of-charge (SOC)-balancing control of a battery energy storage system based on a cascade PWM converter," *IEEE Trans. Power Electron.*, vol. 24, no. 6, pp. 1628–1636, Jun. 2009.
- [27] M. Vasiladiotis and A. Rufer, "Balancing control actions for cascaded H-bridge converters with integrated battery energy storage," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Sep. 2–6, 2013, pp. 1–10.
- [28] M. Vasiladiotis, A. Rufer, and A. Béguin, "Modular converter architecture for medium voltage ultra fast EV charging stations: Global system considerations," in *Proc. IEEE Int. Electric Vehicle Conf.*, Mar. 4–8, 2012, pp. 1–7.
- [29] I. Trintis, S. Munk-Nielsen, and R. Teodorescu, "Cascaded H-bridge with bidirectional boost converters for energy storage," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, Aug. 30–Sep. 1, 2011, pp. 1–9.
- [30] I. Trintis, S. Munk-Nielsen, and R. Teodorescu, "A new modular multilevel converter with integrated energy storage," in *Proc. 37th Ann. Conf. IEEE Ind. Electron. Soc.*, Nov. 7–10, 2011, pp. 1075–1080.
- [31] L. Baruschka and A. Mertens, "Comparison of cascaded H-Bridge and modular multilevel converters for BESS application," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 17–22, 2011, pp. 909–916.
- [32] M. Schroeder, S. Henninger, J. Jaeger, A. Rasic, H. Rubenbauer, and H. Leu, "Integration of batteries into a modular multilevel converter," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Sep. 2–6, 2013, pp. 1–12.
- [33] A. Hillers and J. Biela, "Optimal design of the modular multilevel converter for an energy storage system based on split batteries," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Sep. 2–6, 2013, pp. 1–11.
- [34] M. Vasiladiotis, N. Cherix, and A. Rufer, "Accurate capacitor voltage ripple estimation and current control considerations for grid-connected modular multilevel converters," *IEEE Trans. Power Electron.*, 2014, to be published.
- [35] S. P. Engel and R. W. De Doncker, "Control of the modular multi-level converter for minimized cell capacitance," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, Aug. 30–Sep. 1, 2011, pp. 1–10.
- [36] S. Rivera, S. Kouro, B. Wu, J. I. Leon, J. Rodríguez, and L. G. Franquelo, "Cascaded H-bridge multilevel converter multistring topology for large scale photovoltaic systems," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 27–30, 2011, pp. 1837–1844.
- [37] M. Coppola, A. Del Pizzo, and D. Iannuzzi, "A power traction converter based on modular multilevel architecture integrated with energy storage devices," in *Proc. Int. Conf. Electr. Syst. Aircraft, Railway Ship Propulsion*, Oct. 16–18, 2012, pp. 1–7.
- [38] H. Bühler, *Réglage de systèmes d'électronique de puissance—Volume 1: Théorie*. Lausanne, Switzerland: Presses Polytechniques et Universitaires Romandes, 1997.
- [39] A. D. Aquila, M. Liserre, V. G. Monopoli, and P. Rotondo, "An energy-based control for an n -H-bridges multilevel active rectifier," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 670–678, Jun. 2005.
- [40] R. E. Betz and T. J. Summers, "Using a cascaded H-bridge STATCOM for rebalancing unbalanced voltages," in *Proc. 7th Int. Conf. Power Electron.*, Oct. 22–26, 2007, pp. 1219–1224.
- [41] T. J. Summers, R. E. Betz, and G. Mirzaeva, "Phase leg voltage balancing of a cascaded H-bridge converter based STATCOM using zero sequence injection," in *Proc. 13th Eur. Conf. Power Electron. Appl.*, Sep. 8–10, 2009, pp. 1–10.
- [42] A. Antonopoulos, L. Ängquist, and H.-P. Nee, "On dynamics and voltage control of the modular multilevel converter," in *Proc. 13th Eur. Conf. Power Electron. Appl.*, Sep. 8–10, 2009, pp. 1–10.
- [43] P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, and D. Boroyevich, "Decoupled double synchronous reference frame PLL for power converters control," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 584–592, Mar. 2007.
- [44] M. Vasiladiotis, N. Cherix, D. Siemaszko, and A. Rufer, "Operation of modular multilevel converters under grid asymmetries," in *Proc. 39th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 10–13, 2013, pp. 6281–6286.
- [45] C. Fahrni, A. Rufer, F. Bordry, and J. P. Burnet, "A novel 60 MW pulsed power system based on capacitive energy storage for particle accelerators," *Eur. Power Electron. Drives Assoc. J.*, vol. 18, no. 4, pp. 5–13, Dec. 2008.
- [46] *Powerizer product catalog*. (2013). [Online]. Available: www.batteryspace.com
- [47] N. Cherix, S. Delalay, P. Barrade, and A. Rufer, "Fail-safe modular control platform for power electronic applications in R&D environments," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, Sep. 2–6, 2013, pp. 1–10.



Michail Vasiladiotis (S'09) was born in Athens, Greece, in 1986. He received the Diploma degree in electrical and computer engineering from the National Technical University of Athens, Athens, Greece, in 2009. Since 2010, he has been working toward the Ph.D. degree at the Laboratory of Industrial Electronics, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland.

His research interests include multilevel conversion systems for high power applications, modern control methods for power converters, as well as power electronic interfaces for ultrafast EV charging.



Alfred Rufer (M'95–SM'01–F'06) received the M.S. degree from the Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, in 1976.

In 1978, he joined ABB, Turgi, Switzerland, where he was involved in the fields of power electronics and control, such as high-power variable frequency converters for drives, and where he was a Group Leader involved with power electronic development beginning in 1985. In 1993, he became an Assistant Professor at EPFL, where, since 1996, he has been a Full Professor and the Head of the Industrial Electronics

Laboratory (LEI). LEI is active in power electronics used in energy conversion and energy storage and in the modeling and simulation of systems, including control strategies and control circuits. He has authored or co-authored many publications on power electronics and its applications, such as multilevel converters and various energy-storage systems. He is the holder of several patents.